Static information storage and retrieval – Read/write circuit – Bad bit
Patent
1993-07-14
1995-06-27
Popek, Joseph A.
Static information storage and retrieval
Read/write circuit
Bad bit
365182, 365185, 36523006, G11C 700
Patent
active
054285720
ABSTRACT:
Improvement of a fuse for use in the redundancy technique particularly for a semiconductor memory device. The fuse is constituted by an MIS type transistor having a gate insulating layer, which comprises at least two types of insulating films. Redundancy information is stored by shifting the threshold value of the MIS type transistor.
REFERENCES:
patent: 3733591 (1973-05-01), Cricchi
patent: 4393474 (1983-07-01), McElroy
patent: 4426764 (1984-01-01), Kosa et al.
patent: 4490900 (1985-01-01), Chiu
patent: 4538245 (1985-08-01), Smarandoiu et al.
patent: 4556975 (1985-12-01), Smith et al.
patent: 4635232 (1987-01-01), Iwahashi et al.
patent: 4805147 (1989-02-01), Yamanaka et al.
patent: 4975881 (1990-12-01), Kagami
patent: 5063425 (1991-11-01), Yamauchi et al.
patent: 5117269 (1992-05-01), Bellizza et al.
patent: 5120672 (1992-06-01), Mitchell et al.
patent: 5142438 (1992-08-01), Reinberg et al.
patent: 5147813 (1992-09-01), Woo
European Search Report dated Mar. 1, 1993 for Application No. 91106508.4 to Kabushiki Kaisha Toshiba.
IBM Technical Disclosure Bulletin by IBM Corp, entitled "Redundancy Programming With Threshold Shift" dated Dec. 1981.
IEEE 1982 National Aerospace and Electronics Conference entitled "System Programmable Redundancy In a 64K EEPROM" by Westinghouse Electric Corporation, vol. 3, 18-20 May 1982.
Patent Abstract of Japan, Publication No. JP55022882 entitled "Semiconductor Device", Apr. 18, 1980.
Patent Abstract of Japan, Publication No. JP61088548 entitled "Semiconductor Device", Sep. 9, 1986.
Patent Abstract of Japan, Publication No. JP1218061 entitled "Manufacture of Semiconductor Integrated Circuit", Nov. 29, 1989.
23rd annual proceedings of 1985 IEEE IRPS, "A 100 .ANG. Thick Stacked SiO.sub.2 /Si.sub.3 N.sub.4 /SiO.sub.2 Dielectric Layer for Memory Capacitor", pp. 18, Mar. 26, 1985, T. Watanabe et al.
Kabushiki Kaisha Toshiba
Popek Joseph A.
LandOfFree
Program element for use in redundancy technique for semiconducto does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Program element for use in redundancy technique for semiconducto, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Program element for use in redundancy technique for semiconducto will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-292218