Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2011-07-19
2011-07-19
Bonzo, Bryce P (Department: 2113)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
Reexamination Certificate
active
07984338
ABSTRACT:
In one embodiment, an integrated circuit comprises a first processor configured to output program counter (PC) trace records, wherein PC trace records provide data indicating the PCs of instructions retired by the first processor. The integrated circuit further comprises a second source of trace records, and a trace unit coupled to receive the PC trace records from the first processor and the trace records from the second source. The trace unit comprises a trace memory into which the trace unit is configured to store the PC trace records and trace records from the second source. The trace unit is configured to interleave the PC trace records and the trace records from the second source in the trace memory according to the order of receipt of the records.
REFERENCES:
patent: 4501003 (1985-02-01), Miller
patent: 6948155 (2005-09-01), Agarwala et al.
patent: 7043668 (2006-05-01), Treue et al.
patent: 7047178 (2006-05-01), Agarwala
patent: 7047451 (2006-05-01), Agarwala et al.
patent: 7055070 (2006-05-01), Uhler et al.
patent: 7069544 (2006-06-01), Thekkath
patent: 7080283 (2006-07-01), Songer et al.
patent: 7100151 (2006-08-01), Johnsen et al.
patent: 7124072 (2006-10-01), Thekkath et al.
patent: 7134116 (2006-11-01), Thekkath et al.
patent: 7159101 (2007-01-01), Thekkath et al.
patent: 7168066 (2007-01-01), Thekkath et al.
patent: 7174543 (2007-02-01), Schwemmlein et al.
patent: 7178133 (2007-02-01), Thekkath
patent: 7181728 (2007-02-01), Thekkath
patent: 7315808 (2008-01-01), Swoboda et al.
patent: 7318017 (2008-01-01), Swoboda
patent: 7318176 (2008-01-01), Agarwala et al.
patent: 7783863 (2010-08-01), Nelson et al.
patent: 2003/0051122 (2003-03-01), Sato
patent: 2004/0030962 (2004-02-01), Swaine et al.
patent: 2004/0102950 (2004-05-01), Agarwala et al.
patent: 2004/0103397 (2004-05-01), Agarwala et al.
patent: 2004/0117700 (2004-06-01), Swoboda et al.
patent: 2004/0117701 (2004-06-01), Swoboda et al.
patent: 2004/0117717 (2004-06-01), Swoboda
patent: 2004/0133388 (2004-07-01), Swoboda
patent: 2004/0153808 (2004-08-01), Agarwala et al.
patent: 2004/0250164 (2004-12-01), Ahmad et al.
patent: 2006/0271989 (2006-11-01), Glaser et al.
patent: 2007/0180333 (2007-08-01), Thekkath et al.
patent: 2008/0075015 (2008-03-01), Lindvall et al.
patent: 2008/0288741 (2008-11-01), Lee et al.
Mark Hayter, “Zen and the Art of SOC Design,” Microprocessor Summit 2006, Session MPS-960 High End Processors, PA Semi, Apr. 3, 2006, 14 pages.
James B. Keller, “The PWRficient Processor Family,” PA Semi, Oct. 2005, 31 pages.
Mylius John H.
Walker Kevin R.
Apple Inc.
Bonzo Bryce P
Curran Stephen J.
Meyertons Hood Kivlin Kowert & Goetzel P.C.
LandOfFree
Program counter (PC) trace does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Program counter (PC) trace, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Program counter (PC) trace will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2699013