Program controlled embedded-DRAM-DSP architecture and methods

Details Program controlled embedded-DRAM-DSP architecture and methods Program controlled embedded-DRAM-DSP architecture and methods

2007-09-18

2007-09-18

Chan, Eddie (Department: 2183)

Electrical computers and digital processing systems: processing

Processing control

Processing control for data transfer

C712S228000

Reexamination Certificate

active

10001007

ABSTRACT:
An efficient embedded-DRAM processor architecture and associated methods. In one exemplary embodiment, the architecture includes a DRAM array, a set of register files, set of functional units, and a data assembly unit. The data assembly unit includes a set of row-address registers and is responsive to commands to activate and deactivate DRAM rows and to control the movement of data throughout the system. A pipelined data assembly approach allowing the functional units to perform register-to-register operations, and allowing the data assembly unit to perform all load/store operations using wide data busses. Data masking and switching hardware allows individual data words or groups of words to be transferred between the registers and memory. Other aspects of the invention include a memory and logic structure and an associated method to extract data blocks from memory to accelerate, for example, operations related to image compression and decompression.

REFERENCES:
patent: 4366535 (1982-12-01), Cedolin et al.
patent: 4725945 (1988-02-01), Kronstadt
patent: 4881168 (1989-11-01), Inagami et al.
patent: 4983958 (1991-01-01), Carrick
patent: 5203002 (1993-04-01), Wetzel
patent: 5239639 (1993-08-01), Fischer et al.
patent: 5345560 (1994-09-01), Miura et al.
patent: 5353418 (1994-10-01), Nikhil et al.
patent: 5357617 (1994-10-01), Davis et al.
patent: 5428754 (1995-06-01), Baldwin
patent: 5440711 (1995-08-01), Sugimoto
patent: 5450556 (1995-09-01), Slavenburg et al.
patent: 5479635 (1995-12-01), Kametani
patent: 5530817 (1996-06-01), Masubuchi
patent: 5530944 (1996-06-01), Stones
patent: 5574939 (1996-11-01), Keckler et al.
patent: 5613078 (1997-03-01), Kishigami
patent: 5615355 (1997-03-01), Wagner
patent: 5627982 (1997-05-01), Hirata et al.
patent: 5636367 (1997-06-01), Stones et al.
patent: 5649232 (1997-07-01), Bourekas et al.
patent: 5655133 (1997-08-01), Dupree et al.
patent: 5664215 (1997-09-01), Burgess et al.
patent: 5669001 (1997-09-01), Moreno
patent: 5694565 (1997-12-01), Kahle et al.
patent: 5745913 (1998-04-01), Pattin et al.
patent: 5848284 (1998-12-01), Sharangpani
patent: 5933627 (1999-08-01), Parady
patent: 5943693 (1999-08-01), Barth
patent: 5996066 (1999-11-01), Yung
patent: 6292888 (2001-09-01), Nemirovsky et al.
patent: 02-284235 (1990-11-01), None
Hennessy and Patterson, “Computer Architecture—A Quantitative Approach, 2nd Edition,” 1996, pp. 278-280, 428-429, and 437-438.
Free Online Dictionary Of Computing (FOLDOC), Definition of “SDRAM”, 1996.
Patterson, David, et al., “A Case for Intelligent RAM: IRAM,” Computer Science Division/EECS Dept, University of California, (Feb. 10, 1997) pp. 1-23.

Affiliated with

Also associated with

Rating

Program controlled embedded-DRAM-DSP architecture and methods does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Program controlled embedded-DRAM-DSP architecture and methods, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Program controlled embedded-DRAM-DSP architecture and methods will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3731174