Patent
1995-09-29
1997-12-16
Moore, David K.
395412, 395416, 395417, 395403, 395445, G06F 930, G06F 926, G06F 1210
Patent
active
056995431
ABSTRACT:
A method and an apparatus for profile guided TLB's (translation look-aside buffer) and cache optimization in an operating system. A typical operating system has a working set of information for any application which is running at some time. This working set of information can be written out by the operating system in some section of the object file. Once this information is in the object file, it may be utilized by the operating system in various ways. The method and apparatus decreases TLB misses for the benchmarks, disables infrequently used pages from disturbing the caches, and provides better rates on caches. This and many other advantages of the invention allow an increased efficiency and optimization of a given operating system.
REFERENCES:
patent: 4638426 (1987-01-01), Chang et al.
patent: 4669043 (1987-05-01), Kaplinsky
patent: 4730249 (1988-03-01), O'Quin, II et al.
patent: 4881075 (1989-11-01), Weng
patent: 5060137 (1991-10-01), Bryg et al.
patent: 5282274 (1994-01-01), Liu
patent: 5394537 (1995-02-01), Courts et al.
patent: 5423014 (1995-06-01), Hinton et al.
patent: 5493660 (1996-02-01), DeLano et al.
Intel Corporation
Moore David K.
Nguyen Than V.
LandOfFree
Profile guided TLB and cache optimization does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Profile guided TLB and cache optimization, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Profile guided TLB and cache optimization will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-217461