Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2001-06-04
2004-10-26
Decady, Albert (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C714S782000
Reexamination Certificate
active
06810499
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates generally to forward error correction systems, and in particular to a product code based forward error correction system.
Digital electronic systems store and transmit copious amounts of information. Storage or transmission of digital information sometimes results, however, in corruption of some of the data. Defects in a storage media, or errors in the reading and writing of data from a storage media, may result in data errors. Similarly, transmission of data through a transmission channel may result in errors, through noise in the transmission channel or the inability of the transmitting or receiving unit to properly transmit or read data. As data storage and data transmission may be viewed as transmitting data to a media using a transmitting unit, and thereafter reading the data using a receiving unit, the remaining discussion will be in terms generally of data transmission.
Forward error correction (FEC) is often used to increase data reliability. Generally speaking, FEC systems encode data using an encoder at a transmitter and decode data using a decoder at the receiver. During encoding redundant information is added to the data. The redundant information allows determination by receiving units as to whether data corruption has occurred, and if so, the data that has been corrupted. Thus, the redundant information allows the data to be corrected within limits. The decoder generally decodes the data, generates an error polynomial, and uses the error polynomial to determine corrections to the data.
The encoded data is generally grouped in terms of code words. A code word is comprised of n symbols, of which k symbols are information symbols. The code word therefore contains n−k redundant symbols. The symbols are data words comprised of m bits. In a systematic encoding system, the n−k redundant symbols are appended to the information symbols, while in a non-systematic code the information symbols are also modified. For instance, for BCH codes, n=2
m
−1 and k=n−mt. To correct t bits within the code word, mt bits of overhead/redundancy is needed. Each of the k and n symbols is made of 1 bit. For Reed-Solomon (RS) codes, n=2
m
−1 and k=n2t. For RS codes, to correct t symbols within the code word, 2t symbols of redundancy is needed. Each of the k and n symbols comprise m bits.
In order to increase data transmission reliability increased numbers of redundant symbols are required. The use of additional redundant symbols, however, decreases the effective bandwidth of a transmission system or reduces the total amount of storage space available in a storage system. Moreover, the use of additional redundant symbols increases the amount of processing performed by both the transmitting unit and the receiving unit to create or interpret the redundant symbols.
Moreover, different coding schemes have different abilities to correct different types of errors. For example, errors may be randomly distributed in a data set, or the errors may be grouped together, i.e. be burst errors. Generally speaking, increasing the number of bits within a symbol increases the ability of an FEC system to correct burst errors. However, as indicated above, increasing the number of bits per symbol also increases encoding and decoding circuit size and power requirements since the code word becomes longer.
SUMMARY OF THE INVENTION
The present invention provides a multi-dimensional forward error correction system. In one embodiment the invention comprises an error correction system which decodes code words using a product code. In the product code symbols appear in multiple code words and each code is encoded using an error correction code having an error correction capability. In the embodiment the invention comprises a method of increasing error correction capability, the method comprising determining of plurality of code words which have a number of errors greater than the error correction capability of the error correction code used to encode the code word. The invention further comprises determining symbols common to at least two of the plurality of code words and inverting the common symbols.
In a further embodiment, the invention comprises a method of performing multi-dimensional forward error correction. The method comprises encoding using an error correction code information symbols comprised of input data to form first code words and second code words, the first and second code words sharing at least some symbols. The invention further comprises providing received symbols comprising potentially corrupted symbols of the first code words and second code words to a decoder, the received symbols forming first received symbols and second received symbols sharing at least some symbols. The invention further comprises decoding the first received symbols, including correcting at least some of the potentially corrupted symbols shared with the second received symbols and decoding the second received symbols, the second received symbols including symbols corrected during decoding of the first received symbols, including correcting at least some of the potentially corrupted symbols shared with the first received symbols. The invention further comprises further repetitively decoding the first received symbols and the second received symbols, each decoding using symbols as corrected during previous decoding. Further the invention comprises determining uncorrectable first received symbols and uncorrectable second received symbols in inverting symbols shared by at least one of the uncorrectable first received symbols and at least one of the uncorrectable second received symbols.
In a further embodiment, the present invention comprises a product code based decoding system. The decoding system comprises a memory storing received words and a plurality of decoders. The decoders are configured to receive first dimensioned code words and second dimensioned code words from a memory, and are configured to provide corrected first dimensioned code words and corrected second dimensioned code words to the memory. The decoding system further comprises a memory overwrite circuit, the memory overwrite circuit can figure to track uncorrectable first dimensioned code words and uncorrectable second dimensioned code words into invert symbols common to any one of the uncorrectable first dimensioned code words and any one of the uncorrectable second dimensioned code words.
These and other aspects of the present invention are more readily understood when considered in conjunction with the accompanying drawings and the following detailed description.
REFERENCES:
patent: 4077028 (1978-02-01), Lui et al.
patent: 4099160 (1978-07-01), Flagg
patent: 4142174 (1979-02-01), Chen et al.
patent: 4162480 (1979-07-01), Berlekamp
patent: 4410989 (1983-10-01), Berlekamp
patent: 4413340 (1983-11-01), Odaka et al.
patent: 4475194 (1984-10-01), LaVallee et al.
patent: 4494234 (1985-01-01), Patel
patent: 4504948 (1985-03-01), Patel
patent: 4587627 (1986-05-01), Omura et al.
patent: 4633470 (1986-12-01), Welch et al.
patent: 4633471 (1986-12-01), Perera et al.
patent: 4653052 (1987-03-01), Doi et al.
patent: 4718067 (1988-01-01), Peters
patent: 4777635 (1988-10-01), Glover
patent: 4835775 (1989-05-01), Seroussi
patent: 4873688 (1989-10-01), Maki et al.
patent: 4937829 (1990-06-01), Kadokawa
patent: 5140596 (1992-08-01), Weldon, Jr.
patent: 5170399 (1992-12-01), Cameron et al.
patent: 5226043 (1993-07-01), Pughe, Jr. et al.
patent: 5272661 (1993-12-01), Raghavan et al.
patent: 5323402 (1994-06-01), Vaccaro et al.
patent: 5375127 (1994-12-01), Leak et al.
patent: 5384786 (1995-01-01), Dudley et al.
patent: 5467360 (1995-11-01), Lokhoff
patent: 5469558 (1995-11-01), Lieberman et al.
patent: 5512853 (1996-04-01), Ueno et al.
patent: 5581567 (1996-12-01), Chen et al.
patent: 5587803 (1996-12-01), Inoue et al.
patent: 5666369 (1997-09-01), Nakamura
patent: 5689452 (1997-11-01), Cameron
patent: 5699368 (1997-12-01), Sakai et al.
patent: 5719884 (1998-02-
Coe Timothy
Jarchi Michael
Sridharan Satish
Christie Parker & Hale LLP
De'cady Albert
Torres Joseph D.
Vitesse Semiconductor Corporation
LandOfFree
Product code based forward error correction system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Product code based forward error correction system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Product code based forward error correction system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3259862