Electrical computers and digital processing systems: processing – Processing control – Processing control for data transfer
Reexamination Certificate
2000-11-20
2004-11-30
Chan, Eddie (Department: 2183)
Electrical computers and digital processing systems: processing
Processing control
Processing control for data transfer
C712S035000
Reexamination Certificate
active
06826679
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to digital microprocessors, and more particularly to multiplier and multiplier/accumulator circuits for digital microprocessors.
BACKGROUND OF THE INVENTION
Microprocessors are general purpose processors which require high instruction throughputs in order to execute software running thereon, and can have a wide range of processing requirements depending on the particular software applications involved. Many different types of processors are known, of which microprocessors are but one example. For example, Digital Signal Processors (DSPs) are widely used, in particular for specific applications, such as mobile processing applications.
DSPs are typically configured to optimize the performance of the applications concerned and to achieve this they employ more specialized execution units and instruction sets. Typically, a DSP includes a multiply-accumulate (MAC) that performs computations using coefficients fetched from memory or stored in registers.
Particularly in, but not exclusively, applications such as mobile telecommunications applications, it is desirable to provide ever increasing DSP performance while keeping power consumption as low as possible.
SUMMARY OF THE INVENTION
Particular and preferred aspects of the invention are set out in the accompanying independent and dependent claims. Combinations of features from the dependent claims may be combined with features of the independent claims as appropriate and not merely as explicitly set out in the claims. The present invention is directed to improving the performance of processors, such as for example, but not exclusively, digital signal processors.
In accordance with a first aspect of the invention, there is provided a microprocessor that is a programmable digital signal processor (DSP), offering both high code density and easy programming. Architecture and instruction set are optimized for low power consumption and high efficiency execution of DSP algorithms, such as for wireless telephones, as well as pure control tasks. The microprocessor has a stand alone coefficient data pointer and circuitry for tracking coefficient data pointer modification sequences, such that coefficient fetches from memory are minimized in either a single MAC embodiment or in a dual MAC embodiment, whereby power consumption is reduced.
In accordance with another aspect of the present invention, there is a shadow register to hold coefficient data. Redundant memory accesses for a reused coefficient data value are eliminated, thereby preserving memory bandwidth and eliminating memory conflicts and thereby improving processing speed.
In accordance with another aspect of the present invention, a touch instruction “mar(*CDP)” is provided to flag that a coefficient has been updated from a memory write so that the updated coefficient can be fetched for use by the MAC.
In accordance with another aspect of the present invention, an override mechanism is provided to disable the power saving scheme for debug purposes.
In accordance with another aspect of the present invention, coefficient data pointer modification tracking circuitry is simplified by only tracking pointer modification during looping operations.
In accordance with another aspect of the present invention, a method of operating a digital system comprising a microprocessor is provided that includes the steps of: loading a data pointer with an address value; executing a first instruction that requires at least an operand from memory in accordance with the data pointer by fetching the operand from memory in accordance with the address value; and repeating the first instruction or executing a second instruction that requires at least an operand from memory in accordance with the data pointer by inhibiting refetching of the operand from memory if the data pointer has not been modified since the step of executing the first instruction.
REFERENCES:
patent: 4531200 (1985-07-01), Whitley
patent: 5357618 (1994-10-01), Mirza et al.
patent: 5623615 (1997-04-01), Salem et al.
patent: 5649137 (1997-07-01), Favor et al.
patent: 5734913 (1998-03-01), Iwamura et al.
patent: 5832257 (1998-11-01), Touriguian et al.
patent: 5919256 (1999-07-01), Widigen et al.
patent: 5923705 (1999-07-01), Willkie et al.
patent: 6505309 (2003-01-01), Okabayashi et al.
patent: 0 723 221 (1996-07-01), None
patent: 2200481 (1988-08-01), None
patent: WO 83 04137 (1993-11-01), None
Bergey,Jr.,;Increased Computer Throughput by Conditioned Memory Data Prefetching, IBM Technical Disclosure Bulletin, vol. 20, No. 10, Mar. 1978, p. 4103.
Methods of Specifying Data Prefetching Without Using a Separate Instruction, IBM Technical Bulletin, US, IBM Corp., NY, vol.. 39, No. 6, Jun. 1, 1995, pp. 355-356.
Catan Herve
Gillet Vincent
Laurenti Gilbert
Brady III W. James
Chan Eddie
Marshall, Jr. Robert D.
O'Brien Barry
Telecky , Jr. Frederick J.
LandOfFree
Processor with pointer tracking to eliminate redundant... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Processor with pointer tracking to eliminate redundant..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor with pointer tracking to eliminate redundant... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3359996