Electrical computers and digital processing systems: processing – Processing control – Arithmetic operation instruction processing
Reexamination Certificate
2006-12-12
2006-12-12
Nguyen, Linh V. (Department: 2819)
Electrical computers and digital processing systems: processing
Processing control
Arithmetic operation instruction processing
C712S221000, C712S228000, C712S229000
Reexamination Certificate
active
07149882
ABSTRACT:
A processor with instructions to operate on different data types stored in a single logical register file. According to one embodiment of the invention, a processor includes a number of physical registers, a memory unit, and a decode/execution unit. The memory unit is to make the number of physical registers appear to software as a single software-visible register file. The decode/execution unit is to execute on the contents of the single software-visible register file instructions of a first instruction type and of a second instruction type, wherein the single software-visible register file is to be operated as a flat register file during execution of instructions of the second instruction type and as a stack referenced register file during execution of instructions of the first instruction type.
REFERENCES:
patent: 3711692 (1973-01-01), Batcher
patent: 3723715 (1973-03-01), Chen et al.
patent: 4161784 (1979-07-01), Cushing et al.
patent: 4229801 (1980-10-01), Whipple
patent: 4334269 (1982-06-01), Shibasaki et al.
patent: 4393468 (1983-07-01), New
patent: 4418383 (1983-11-01), Doyle et al.
patent: 4498177 (1985-02-01), Larson
patent: 4707800 (1987-11-01), Montrone et al.
patent: 4771379 (1988-09-01), Ando et al.
patent: 4972314 (1990-11-01), Getzinger et al.
patent: 4989168 (1991-01-01), Kuroda et al.
patent: 4992938 (1991-02-01), Cocke et al.
patent: 5008812 (1991-04-01), Bhandarkar et al.
patent: 5021993 (1991-06-01), Matoba et al.
patent: 5095457 (1992-03-01), Jeong
patent: 5127098 (1992-06-01), Rosenthal et al.
patent: 5187679 (1993-02-01), Vassiliadis et al.
patent: 5241635 (1993-08-01), Papadopoulos et al.
patent: 5267350 (1993-11-01), Matsubara et al.
patent: 5268995 (1993-12-01), Diefendorff et al.
patent: 5426783 (1995-06-01), Norrie et al.
patent: 5467473 (1995-11-01), Kahle et al.
patent: 5481719 (1996-01-01), Ackerman et al.
patent: 5487159 (1996-01-01), Byers et al.
patent: 5493687 (1996-02-01), Garg et al.
patent: 5499352 (1996-03-01), Clift et al.
patent: 5507000 (1996-04-01), Stewart
patent: 5519841 (1996-05-01), Sager et al.
patent: 5522051 (1996-05-01), Sharangpani
patent: 5535397 (1996-07-01), Durante et al.
patent: 5537606 (1996-07-01), Byrne
patent: 5546554 (1996-08-01), Yung et al.
patent: 5560035 (1996-09-01), Garg et al.
patent: 5634118 (1997-05-01), Blomgren
patent: 5649225 (1997-07-01), White et al.
patent: 5651125 (1997-07-01), Witt et al.
patent: 5657253 (1997-08-01), Dreyer et al.
patent: 5669013 (1997-09-01), Watanabe et al.
patent: 5677862 (1997-10-01), Peleg et al.
patent: 5687336 (1997-11-01), Shen et al.
patent: 5696955 (1997-12-01), Goddard
patent: 5701508 (1997-12-01), Glew et al.
patent: 5721892 (1998-02-01), Peleg et al.
patent: 5742840 (1998-04-01), Hansen et al.
patent: 5760792 (1998-06-01), Holt et al.
patent: 5761105 (1998-06-01), Goddard et al.
patent: 5778419 (1998-07-01), Hansen et al.
patent: 5794060 (1998-08-01), Hansen et al.
patent: 5794061 (1998-08-01), Hansen et al.
patent: 5809321 (1998-09-01), Hansen et al.
patent: 5822603 (1998-10-01), Hansen et al.
patent: 5835748 (1998-11-01), Orenstein et al.
patent: 5852726 (1998-12-01), Lin et al.
patent: 5857096 (1999-01-01), Bistry et al.
patent: 5909552 (1999-06-01), Jensen et al.
patent: 5938756 (1999-08-01), Van Hook et al.
patent: 5940859 (1999-08-01), Bistry et al.
patent: 5953241 (1999-09-01), Hansen et al.
patent: 5968169 (1999-10-01), Pickett
patent: 5978901 (1999-11-01), Luedtke et al.
patent: 6006318 (1999-12-01), Hansen et al.
patent: 6145049 (2000-11-01), Wong
patent: 6170997 (2001-01-01), Glew et al.
patent: 6247106 (2001-06-01), Witt
patent: 6266686 (2001-07-01), Bistry et al.
patent: 6295599 (2001-09-01), Hansen et al.
patent: 6339823 (2002-01-01), Loper, Jr.
patent: 6378060 (2002-04-01), Hansen et al.
patent: 6385716 (2002-05-01), Henry et al.
patent: 6405305 (2002-06-01), Meier et al.
patent: 6412065 (2002-06-01), Loper, Jr.
patent: 6425074 (2002-07-01), Meier et al.
patent: 6584482 (2003-06-01), Hansen et al.
patent: 6598149 (2003-07-01), Clift
patent: 6643765 (2003-11-01), Hansen et al.
patent: 6725356 (2004-04-01), Hansen et al.
patent: 6792523 (2004-09-01), Glew et al.
patent: 92106065.3 (1992-08-01), None
patent: 93120933.2 (1993-12-01), None
patent: 96 94 4983 (1999-09-01), None
patent: 58080740 (1983-05-01), None
patent: WO93/01543 (1993-01-01), None
patent: PCT/US96/20572 (1997-03-01), None
patent: PCT/US96/20573 (1997-03-01), None
patent: PCT/US96/20516 (1997-04-01), None
patent: PCT/US96/20522 (1997-04-01), None
patent: PCT/US96/20522 (1997-10-01), None
patent: PCT/US96/20572 (1997-10-01), None
patent: PCT/US96/20573 (1997-11-01), None
patent: PCT/US96/20516 (1997-12-01), None
patent: PCT/US96/20522 (1998-03-01), None
patent: PCT/US96/20516 (1998-04-01), None
Examiner-Initiated Interview Summary; U.S. Appl. No. 09/363,116, Glew et al., Paper No. 25 (2 pgs) Date of Interview: May 5, 2004.
J. Shipnes,Graphics Processing with the 88110 RISC Microprocessor, IEEE (1992), pp. 169-174, no month.
MC88110 Second Generation RISC Microprocessor User's Manual, Motorola Inc. (1991), no month.
Errata to MC88110 Second Generation RISC Microprocessor User's Manual, Motorola Inc. (1992), pp. 1-11, no month.
MC88110 Programmer's Reference Guide, Motorola Inc. (1992), p. 1-4, no month.
i860™ Microprocessor Family Programmer's Reference Manual, Intel Corporation (1992), Ch. 1, 3, 8, 12, no month.
R.B. Lee,Accelerating Multimedia With Enhanced Microprocessors, IEEE Micro (Apr. 1995), pp. 22-32, no month.
TMS320C2x User's Guide, Texas Instruments (1993) pp. 3-2 through 3-11; 3-28 through 3-34; 4-1 through 4-22; 4-41; 4-103; 4-119 through 4-120; 4-122; 4-150 through 4-151, no month.
L. Gwennap,New PA-RISC Processor Decodes MPEG Video, Microprocessor Report (Jan. 1994), pp. 16, 17.
SPARC Technology Business,UltraSPARC Multimedia Capabilities On-Chip Support for Real-Time Video and Advanced Graphics, Sun Microsystems (Sep. 1994).
Y. Kawakami, et al.,LSI Applications: A Single-Chip Digital Signal Processor for Voiceband Applications, Solid State Circuits Conference, Digest of Technical Papers; IEEE International (1980), no month.
B. Case,Phillips Hopes to Displace DSPs with VLIW, Microprocessor Report (Dec. 1994), pp. 12-15.
Rounce, P., et al.: Architectures Within the Esprit Span Project IEEE Micro, no date.
Graphics Floating Point Engine Fix and Float Registers Consolidations, IBM Technical Disclosure Bulletin, vol. 36, No. 12, dated Dec. 1993.
L. Gwennap,UltraSparc Adds Multimedia Instructions, Microprocessor Report (Dec. 1994) pp. 16-18.
N. Margulis,i860 Microprocessor Architecture, McGraw Hill, Inc. (1990), Ch. 6, 7, 8, 10, 11, no month.
Pentium Processor User's Manual, vol. 3;Architecture and Programming Manual, Intel Corporation (1993), Ch. 1, 3, 4, 6, 8, and 18, no month.
i860™ Microprocessor Family Programmer's Reference Manual, Intel Corporation (1992), Ch. 2, 9, 10, 11, no month.
Keith Diefendorff, et al., “Organization of the Motorola 88110 Superscalar RISC Microprocessor”, IEEE Micro, pp. 40-63, Apr. 1992.
R.D. Dixon, “A Stack-Frame Architecture Language Processor”, The Journal of Forth Application and Research, Proceedings of the 1987 Rochester Forth Conference, vol. 5, No. 1, pp. 11-25, no month.
Linley Gwennap, “UltraSparc Adds Multimedia Instructions, Other New Instructions Handle Unaligned and Little-Endian Data”, Microprocessor Report, pp. 16-18, Dec. 5, 1994.
L. Kohn, et al., “The Visual Instruction Set (VIS) in UltraSPARC™”, IEEE Computer Society Press, pp. 462-469, Los Alamitos, California, 1995, no month.
Philip Koopman, Jr., “Stack Computers the new wave”, Mountain View Press, pp. 3-234, La Honda, California, 1989, no month.
Centaur's Reply to Intel's Counterclaims of May 16, 2002, In the United States District Court for the Western District of Texas, Austin Division, Civil Action No. A-01-CA-602-SS,Via Technologies, Inc., a Taiwan Corporation, and Centaur Technology, Inc.vs.Intel Corporationvs.Via-Cyrix, Inc., a Texas Corporation, and Via Technologies, Inc.(U.S.), fi
Bistry David
Dulong Carole
Eitan Benny
Glew Andrew F.
Kowashi Eiichi
Blakely , Sokoloff, Taylor & Zafman LLP
Nguyen Linh V.
LandOfFree
Processor with instructions that operate on different data... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Processor with instructions that operate on different data..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor with instructions that operate on different data... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3720546