Electrical computers and digital processing systems: support – Clock control of data processing system – component – or data...
Reexamination Certificate
2006-07-11
2006-07-11
Cao, Chun (Department: 2115)
Electrical computers and digital processing systems: support
Clock control of data processing system, component, or data...
C713S320000
Reexamination Certificate
active
07076681
ABSTRACT:
A synchronous integrated circuit such as a scalar processor or superscalar processor. Circuit components or units are clocked by and synchronized to a common system clock. At least two of the clocked units include multiple register stages, e.g., pipeline stages. A local clock generator in each clocked unit combines the common system clock and stall status from one or more other units to adjust register clock frequency up or down.
REFERENCES:
patent: 5452434 (1995-09-01), MacDonald
patent: 5799199 (1998-08-01), Ito et al.
patent: 5987620 (1999-11-01), Tran
patent: 6233690 (2001-05-01), Choi et al.
patent: 6247134 (2001-06-01), Sproch et al.
patent: 6317839 (2001-11-01), Wells
patent: 6609209 (2003-08-01), Tiwari et al.
patent: 6611920 (2003-08-01), Fletcher et al.
patent: 6651176 (2003-11-01), Soltis et al.
patent: 6851068 (2005-02-01), Jochiong et al.
patent: 2002/0069348 (2002-06-01), Roth et al.
patent: 2002/0104032 (2002-08-01), Khurshid et al.
patent: 2002/0188828 (2002-12-01), Sugimoto
Gowan, M., Biro, L. and Jackson, D. “Power Considerations in the Design of the Alpha 21264 Microprocessor”Proc. ACM/IEEE Design Automation Conference(Jun. 1998), pp. 726-731.
Ohnishi, M., Yamada, A., Noda, H. and Kambe, T. “A Method Of Redundant Clocking Detection And Power Reduction At The RT Level Design,”Proc. Int'l. Symp. On Low Power Electronics and Design(ISLPED), 1997, pp. 131-136.
Gerosa et al., “A 2.2 W, 80 MHz, Superscalar RISC Microprocessor,”IEEE Journal of Solid State Circuits, vol. 29, No. 12, Dec. 1994, pp. 1440-1454.
Bose Pradip
Citron Daniel M.
Cook Peter W.
Emma Philip G.
Jacobson Hans M.
Cao Chun
International Business Machines - Corporation
Karra, Esq. Satheesh K.
Law Office of Charles W. Peterson, Jr.
Percello, Esq. Louis J.
LandOfFree
Processor with demand-driven clock throttling power reduction does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Processor with demand-driven clock throttling power reduction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor with demand-driven clock throttling power reduction will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3540598