Electrical computers and digital processing systems: memory – Address formation – Address mapping
Patent
1995-10-02
1999-01-12
Chan, Eddie P.
Electrical computers and digital processing systems: memory
Address formation
Address mapping
711203, 711 3, 711118, 711125, G06F 926, G06F 1202
Patent
active
058601384
ABSTRACT:
A processor includes an alias unit having high-speed memory storage locations allocated at compile time for variable-sized data objects. The storage locations are accessed through a table of alias entries that consist of a base address in the processor memory to which the alias entry is aliased, the number of bytes in the alias entry, and a base address that points to the first byte of alias buffer memory representing the value of the alias entry. Each alias entry is given a unique name from a small name space that is encoded into relevant machine opcodes. The names are used to reference the data objects. The processor can optionally include a data cache and can be used in either single processor or multi-tasking environments. Reference to a memory location address associated with an alias register entry would be redirected to the intermediate storage.
REFERENCES:
patent: 5107418 (1992-04-01), Cramer et al.
patent: 5159678 (1992-10-01), Wengelski et al.
patent: 5179702 (1993-01-01), Spix et al.
patent: 5202975 (1993-04-01), Rasbold et al.
patent: 5287508 (1994-02-01), Hejna, Jr. et al.
patent: 5307478 (1994-04-01), Rasbold et al.
patent: 5347642 (1994-09-01), Barratt
patent: 5418927 (1995-05-01), Chang et al.
patent: 5535390 (1996-07-01), Hildebrandt
patent: 5566324 (1996-10-01), Kass
Gurindar S. Sohi, "The Use of Intermediate Memories for Low-Latency Memory Access in Supercomputer Scalar Units", The Journal of Supercomputing, Kluwer Academic Publishers, 1990.
H. Dietz and C. Chi, "Cregs: A New Kind of Memory for Referencing Arrays and Pointers", Proceedings of Supercomputing '88, IEEE Computer Society Press, Nov. 1988.
Ben Heggy and Mary Lou Soffa, "Architectural Support for Register Allocation in the Presence of Aliasing", Proceedigns of Supercomputing '90, IEEE Computer Society Press, 1990.
H. H. J. Hum and G.R. Gao, "A Novel High-Speed Memory Organization for Fine-Grain Muilti-Thread Computing", PARLE '91, 1991.
Craig Hyatt, "A High-Performance Object-Oriented Memory", Computer Architecture News, vol. 21, No. 4, Sep. 1993.
Engebretsen David Robert
Gregor Steven Lee
Moudgill Mayan
Willis John Christopher
Chan Eddie P.
Hall David A.
International Business Machines - Corporation
Nguyen Than V.
LandOfFree
Processor with compiler-allocated, variable length intermediate does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Processor with compiler-allocated, variable length intermediate , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor with compiler-allocated, variable length intermediate will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1525390