Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2011-01-04
2011-01-04
Kim, Kenneth S (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S306000
Reexamination Certificate
active
07865650
ABSTRACT:
A symmetric multi-processing (SMP) processor includes a primary interconnect trunk for communication of information between multiple compute elements situated along the primary interconnect trunk. The processor also includes a secondary interconnected trunk that may be oriented perpendicular with respect to the primary interconnect trunk. The secondary interconnect trunk communicates information off-chip via a number of I/O interfaces at the perimeter of the processor chip. The I/O interfaces may be distributed uniformly along portions of the perimeter.
REFERENCES:
patent: 5625301 (1997-04-01), Plants et al.
patent: 6092174 (2000-07-01), Roussakov
patent: 6487651 (2002-11-01), Jackson et al.
patent: 7302510 (2007-11-01), Fredrickson
patent: 2004/0210738 (2004-10-01), Kato et al.
patent: 2004/0266084 (2004-12-01), Fujishima et al.
patent: 2006/0206657 (2006-09-01), Clark
patent: 2007/0186027 (2007-08-01), Klema
Hofstee—Power Efficient Processor Design and the Cell Processor, IBM (2005).
INTEL1—The Intel Pentium III Processor Family Brought Us . . . , Intel (2000).
INTEL2—The Pentium 4 Processor Takes A Leap Forward, Delivering . . . , Intel (2000).
Wang—The Cell Processor, ISSCC (2005).
Aggarwal—“Isolation in Commodity Multicore Processors”, IEEE Computer Society (Jun. 2007).
Bergamaschi—“Exploring Power Management In Multi-Core Systems” Design Automation Conference, 2008 ASPDAC (Mar. 21, 2008).
Chen—“A Function-Based On-Chip Communication Design in the Heterogeneous Multi-Core Architecture”, ICMUE—IEEE Computer Society (2007).
Demassas—“Comparison Of Memory Write Policies for NoC Based Multicore Cache Content Systems”, Design, Automation and Test in Europe (2008).
Foster—First Silicon Functional Validation and Debug of Multicore Microprocessors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems (May 2005).
Gschwind—“Synergistic Processing In Cell's Multicore Architecture”, IEEE Computer Society (Mar. 2006).
Kirnan—“On-Chip Optical Technology In Future Bus-Based Multicore Designs”,IEEE Comp. Soc. (Jan. 2007).
Kumar—“Interconnections in Multi-core Architectures . . . ”, IEEE ISCA (2005).
McCool—“Scalable Programming Models for Massively Multicore Processors”, Proc. IEEE (May 2008).
Shikano—“Software-Cooperative Power-Efficient Heterogeneous Multi-Core for Media Processing”, Design Automation Conference (ASPDAC) (2008).
Wagner—“MCjammer: Adaptive Verification for Multi-core Designs”, (2008).
Holloway, Jr. John Thomas
Marino Charles Francis
Reddy Praveen S
Starke William John
International Business Machines - Corporation
Kahler Mark P
Kim Kenneth S
Talpis Matt
LandOfFree
Processor with coherent bus controller at perpendicularly... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Processor with coherent bus controller at perpendicularly..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor with coherent bus controller at perpendicularly... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2621957