Electrical computers and digital processing systems: virtual mac – Task management or control – Process scheduling
Reexamination Certificate
2006-08-01
2006-08-01
An, Meng-Al T. (Department: 2195)
Electrical computers and digital processing systems: virtual mac
Task management or control
Process scheduling
C701S035000, C701S108000, C701S110000, C701S114000, C711S121000, C711S207000, C710S056000, C710S264000, C710S267000, C714S015000, C700S245000
Reexamination Certificate
active
07086056
ABSTRACT:
A processor unit executes a failure detection program for a vehicle. The failure detection program includes a first failure detection process of a high priority level, a second failure detection process of a moderate priority level and a memory manipulation process of a low priority level. Each of the failure detection processes requests memory manipulation by generating an event as the need arises. When the memory manipulation process is activated, it performs the requested memory manipulation in the same order as the memory manipulation is requested so that execution of memory manipulation requested by one of the failure detection processes is not interrupted by execution of memory manipulation requested by the other of the failure detection processes. However, each of the failure detection processes itself can be executed interrupting the execution of memory manipulation process because of its higher priority level.
REFERENCES:
patent: 3530438 (1970-09-01), Nelson
patent: 4126893 (1978-11-01), Cronshaw et al.
patent: 4255789 (1981-03-01), Hartford et al.
patent: 4615001 (1986-09-01), Hudgins, Jr.
patent: 4758948 (1988-07-01), May et al.
patent: 4805095 (1989-02-01), Armstrong et al.
patent: 5339442 (1994-08-01), Lippincott
patent: 5375219 (1994-12-01), Okabe
patent: 5491631 (1996-02-01), Shirane et al.
patent: 5566334 (1996-10-01), Loader
patent: 5615375 (1997-03-01), Ibusuki et al.
patent: 5832205 (1998-11-01), Kelly et al.
patent: 5903752 (1999-05-01), Dingwall et al.
patent: 5905889 (1999-05-01), Wilhelm, Jr.
patent: 6031973 (2000-02-01), Gomi et al.
patent: 6128713 (2000-10-01), Eisler et al.
patent: 6182196 (2001-01-01), DeRoo
patent: 6189064 (2001-02-01), MacInnis et al.
patent: 6199152 (2001-03-01), Kelly et al.
patent: 6208930 (2001-03-01), Uematsu
patent: 6233630 (2001-05-01), Wilhelm, Jr.
patent: 6301634 (2001-10-01), Gomi et al.
patent: 6349361 (2002-02-01), Altman et al.
patent: 6466962 (2002-10-01), Bollella
patent: 6691023 (2004-02-01), Fujino et al.
patent: 6772419 (2004-08-01), Sekiguchi et al.
patent: 6915203 (2005-07-01), Maegawa et al.
patent: 2001/0049579 (2001-12-01), Fujino et al.
patent: 5-224958 (1993-09-01), None
patent: 5-289949 (1993-11-01), None
patent: 11-96022 (1999-04-01), None
patent: 11-096022 (1999-04-01), None
patent: 11-232148 (1999-08-01), None
patent: 2000-34948 (2000-02-01), None
Bortolazzi et al., “Specification and Design of Electronic Control Units”, IEEE, 1996, pp. 1-6.
Dolev et la., “Toward a Non-Atomic Era: I-Exlusion as a Test Case”, ACM, 1998, pp. 78-92.
An Meng-Al T.
Denso Corporation
To Jennifer N.
LandOfFree
Processor unit for executing event processes in real time... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Processor unit for executing event processes in real time..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor unit for executing event processes in real time... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3652138