Electrical computers and digital processing systems: memory – Storage accessing and control – Shared memory area
Patent
1996-04-24
1998-09-15
Swann, Tod R.
Electrical computers and digital processing systems: memory
Storage accessing and control
Shared memory area
711127, 711157, 711158, G06F 1200
Patent
active
058095390
ABSTRACT:
In order to make use of row address lock mode of operation of a plurality of memory banks comprising synchronous DRAMs or the like and divided into a plurality of real bank groups, for example, for example, more than the memory banks are grouped into a plurality of logical groups each spanning the real bank groups. Addresses are allocated in unit of each logical group in a block-interleaving manner. When a series of requests issued by a given requester include a plurality of requests for accessing the same row address in the same memory bank, that requester requests that the row address be locked for access by the plurality of requests. The lock request is retained by a row address management unit. When a succeeding request from another requester requests access to a row address other than the locked address in the same memory bank, a priority circuit selects a predetermined number of requests from the initial requester having locked the memory in preference to a request made by the other requester.
REFERENCES:
patent: 4803621 (1989-02-01), Kelly
patent: 4937791 (1990-06-01), Steele et al.
patent: 5140682 (1992-08-01), Okura et al.
patent: 5269010 (1993-12-01), MacDonald
patent: 5392443 (1995-02-01), Sakakibara et al.
patent: 5440713 (1995-08-01), Lin et al.
patent: 5631871 (1997-05-01), Park et al.
patent: 5638534 (1997-06-01), Mote, Jr.
"Transistor Technology" Oct. 1993 pp. 324-331.
"Performance of Cached DRAM Organizations in Vector Supercomputers" Proc. of the 20th Annual Intl. Symposium on Computer Arch. pp. 327-336 (1993).
Sakakibara Tadayuki
Tamaki Yoshiko
Tanaka Teruo
Hitachi , Ltd.
Swann Tod R.
Tzeng Fred F.
LandOfFree
Processor system having address allocation and address lock capa does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Processor system having address allocation and address lock capa, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor system having address allocation and address lock capa will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-104790