Processor state aware interrupts from peripherals

Details Processor state aware interrupts from peripherals Processor state aware interrupts from peripherals

2006-08-15

2006-08-15

Park, Ilwoo (Department: 2182)

Electrical computers and digital data processing systems: input/

Input/output data processing

Input/output access regulation

C710S267000

Reexamination Certificate

active

07093036

ABSTRACT:
A method, apparatus and computer product wherein interrupt thresholds are automatically adjusted based on the current state of the processor. The processor provides an output signal, possibly on one or more lines, that is indicative of the state the processor is in such as active, idle sleep. The peripherals monitor this signal and their interrupt thresholds are varied to be low when the processor is active and to be high when the processor is asleep. This causes the peripherals to delay their respective interrupts when the processor is asleep. When the processor is awakened, all peripherals requiring it may be serviced.

REFERENCES:
patent: 5564015 (1996-10-01), Bunnell
patent: 6772260 (2004-08-01), Kawase et al.
patent: 2004/0128563 (2004-07-01), Kaushik et al.

Affiliated with

Also associated with

Rating

Processor state aware interrupts from peripherals does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Processor state aware interrupts from peripherals, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor state aware interrupts from peripherals will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3663579