Electrical computers and digital data processing systems: input/ – Interrupt processing – Processor status
Reexamination Certificate
2007-12-28
2011-10-04
Rinehart, Mark (Department: 2111)
Electrical computers and digital data processing systems: input/
Interrupt processing
Processor status
C710S264000, C710S265000
Reexamination Certificate
active
08032681
ABSTRACT:
In some embodiments, an apparatus includes processors, signal storage circuitry, and processor selection logic. The signal storage circuitry is to hold willingness indication signals each indicative of a willingness level of an associated one of the processors to receive an interrupt and to hold priority indication signals each indicative of a processor priority level of an associated one of the processors, wherein there are multiple possible willingness levels and multiple possible processor priority levels. The processor selection logic is to select one of the processors to receive an interrupt based at least on the willingness indication signals. Other embodiments are described.
REFERENCES:
patent: 5283904 (1994-02-01), Carson et al.
patent: 5613128 (1997-03-01), Nizar et al.
patent: 5724527 (1998-03-01), Karnik et al.
patent: 6178445 (2001-01-01), Dawkins et al.
patent: 6205508 (2001-03-01), Bailey et al.
patent: 6665761 (2003-12-01), Svenkeson et al.
patent: 6687818 (2004-02-01), Svenkeson et al.
patent: 6813665 (2004-11-01), Rankin et al.
patent: 6976099 (2005-12-01), George et al.
patent: 6983339 (2006-01-01), Rabe et al.
patent: 7039740 (2006-05-01), Glasco et al.
patent: 7051137 (2006-05-01), Poisner
patent: 7089341 (2006-08-01), Kriegel
patent: 7191349 (2007-03-01), Kaushik et al.
patent: 7222203 (2007-05-01), Madukkarumukumana et al.
patent: 7363394 (2008-04-01), Shen et al.
patent: 7496706 (2009-02-01), Nguyen et al.
patent: 2001/0052043 (2001-12-01), Pawlowski et al.
patent: 2002/0124196 (2002-09-01), Morrow et al.
patent: 2004/0015628 (2004-01-01), Glasco et al.
patent: 2004/0088460 (2004-05-01), Poisner
patent: 2004/0128563 (2004-07-01), Kaushik et al.
patent: 2005/0027914 (2005-02-01), Hammalund et al.
patent: 2005/0125580 (2005-06-01), Madukkarumukumana et al.
patent: 2005/0228918 (2005-10-01), Kriegel
patent: 2006/0015668 (2006-01-01), Nguyen et al.
patent: 2006/0294277 (2006-12-01), Tetrick
patent: 2007/0067521 (2007-03-01), Shen et al.
patent: 2007/0143514 (2007-06-01), Kaushik et al.
patent: 2007/0157197 (2007-07-01), Neiger et al.
patent: 2007/0239917 (2007-10-01), Orita et al.
patent: 2008/0162762 (2008-07-01), Neiger
patent: 2009/0070511 (2009-03-01), Kaushik et al.
patent: 2009/0070551 (2009-03-01), Kaushik
International Search Report for corresponding matter, mailed May 7, 2009.
Amendment dated Jun. 25, 2009 for U.S. Appl. No. 11/850,790.
Office action dated Mar. 31, 2009 for U.S. Appl. No. 11/850,790.
Notice of allowance for U.S. Appl. No. 11/850,782.
Amendment dated Jun. 3, 2009 for U.S. Appl. No. 11/850,782.
Office action dated Mar. 18, 2009 for U.S. Appl. No. 11/850,782.
Intel® 64 Architecture x2APIC Specification; Intel Corporation, Document No. 318148-001, Revision 1, Sep. 2007; all pages.
United States Patent Application, U.S. Appl. No. 11/618,456, filed Dec. 29, 2006, to Neiger et al.
United States Patent Application, U.S. Appl. No. 11/850,782, filed Sep. 6, 2007, to Kaushik et al.
United States Patent Application, U.S. Appl. No. 11/850,790, filed Sep. 6, 2007, to Kaushik et al.
Intel 64 and IA-32 Architectures Software Developer's Manual, vol. 3A, Nov. 2007, 1997-2007, cover page, p. ii, pp. 8-1 to 8-8 and 8-34 to 8-43.
U.S. Patent and Trademark Office, Notice of Allowance and Fee(s) Due dated Nov. 3, 2009, in related U.S. Appl. No. 11/850,790.
Intel, “Intel 64 Architecture x2APIC Specification,” Sep. 2007, pp. 1-39.
International Search Report, PCT/US2008/074638, published on May 7, 2009, pp. 1-4.
German Patent and Trademark Office, First Office Action dated Nov. 25, 2009, in German application No. 10 2008 035 120.2-53.
Korean Patent Office, Notice of Preliminary Rejection dated Mar. 22, 2010, in Korean patent application No. 10-2008-87954.
Crossland James B.
Kaushik Shivnandan D.
Tiruvallur Keshavan K.
Cerullo Jeremy S
Intel Corporation
Rinehart Mark
Trop Pruner & Hu P.C.
LandOfFree
Processor selection for an interrupt based on willingness to... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Processor selection for an interrupt based on willingness to..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor selection for an interrupt based on willingness to... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4297976