Electrical computers and digital processing systems: support – Computer power control – Power conservation
Reexamination Certificate
1998-08-27
2001-08-14
Etienne, Ario (Department: 2155)
Electrical computers and digital processing systems: support
Computer power control
Power conservation
C713S323000, C365S227000
Reexamination Certificate
active
06275948
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates generally to the reduction of power usage by processing units. More particularly, it relates to the reduction of power usage by a processing unit while allowing the clock cycles of the processing unit to occur at full rate.
2. Background of Related Art
The increasing use of portable devices has generated a need in the industry for low power processing units. The lower power the processing unit, the longer the useful life of the portable device and/or the smaller the required battery.
Moreover, continued integration of devices has generated an environment wherein multiple processing units or other devices perform separate tasks but in coordination with one another. Oftentimes, the processing units and/or other devices communicate based on common timing or within certain time frames. Conventionally, a continuously operating master clock is typically required to maintain communications between the separate devices or circuits.
One common technique for reducing unnecessary power dissipation is to qualify the master clock input to devices which are not required for the particular application(s). According to this technique, the master clock is withheld from the unused devices. Another similar conventional technique halts the instruction cycles of an unused processing device entirely. However, these techniques either prevent communication with the unused processing devices, or require the processing device to power up to receive the communications.
Another conventional approach to reduce power consumption allows the master clock to operate at full rate for certain processing units or other devices, but stretches the master clock signal for input to unused or powered-down devices. This technique effectively reduces the frequency of the instruction clock for those processing units or other devices which are not needed or are otherwise in a power down mode. However, reduction of the frequency of the instruction clock in a processing unit typically requires cumbersome circuitry to stretch the master clock signal, and slows communications between powered-down devices and fully operating devices, detrimentally affecting the application program(s) running on the full-rate devices.
There is a need for a method and apparatus to allow the reduction of power in a processing unit without the need for clock stretching circuitry and/or without affecting the performance of other devices.
SUMMARY OF THE INVENTION
In accordance with the principles of the present invention, an instruction cycle control unit comprises storage for a burst length value, a counter, and a comparator adapted to compare the burst length value with a value of the counter. A clock controller controls an output of an instruction clock based on the comparison of the burst length value with the value of the counter.
A method of reducing power utilization of a processing unit in accordance with one aspect of the present invention comprises receiving a master clock signal. An instruction cycle burst length is evaluated with respect to a counter value based on the master clock signal. The processing unit is allowed to execute instructions when the counter value is either less than or greater than a predetermined value based on the instruction cycle burst length, and disallowed to execute instructions when the counter value is the other of less than or greater than the instruction cycle burst length.
A method of controlling execution of instruction cycles of a processing unit in accordance with another aspect of the present invention comprises qualifying an instruction cycle clock of the processing unit with an intermittent signal, whereby power consumption of the processing unit is decreased as an active duty cycle of the intermittent signal is reduced.
REFERENCES:
patent: 3774167 (1973-11-01), Puckette et al.
patent: 4425613 (1984-01-01), Shelly
patent: 4743864 (1988-05-01), Nakagawa et al.
patent: 5475823 (1995-12-01), Amerson et al.
patent: 5485127 (1996-01-01), Bertoluzzi et al.
patent: 5566256 (1996-10-01), Harding, Jr.
patent: 5625311 (1997-04-01), Nakatsu
patent: 5845060 (1998-12-01), Vrba et al.
patent: 5895997 (1999-04-01), Puskas et al.
patent: 6067273 (2000-05-01), Morgan
Bays Laurence E.
Fadavi-Ardekani Jalil
Fitch Kenneth Daniel
Niescier Richard Joseph
Agere Systems Guardian Corp.
Etienne Ario
Hollman William H.
LandOfFree
Processor powerdown operation using intermittent bursts of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Processor powerdown operation using intermittent bursts of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor powerdown operation using intermittent bursts of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2508285