Processor node

Details Processor node Processor node

1995-12-08

1999-11-09

An, Meng-Ai T.

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

711119, 711121, 709200, 712 1, G06F 1200

Patent

active

059833238

ABSTRACT:
A processor node which includes at least one local bus (10) that assures a parallel link among the processors (8), a local memory (11) and a shared cache (12), and one network bus (13) that assures a parallel link among the local memory (11), the shared cache (12), and at least one input/output device (6).

REFERENCES:
patent: 4445174 (1984-04-01), Fletcher
patent: 4644496 (1987-02-01), Andrews
patent: 4755930 (1988-07-01), WIlson, Jr. et al.
patent: 5055999 (1991-10-01), Frank et al.
patent: 5067071 (1991-11-01), Schanin et al.
patent: 5136500 (1992-08-01), Lemay et al.
patent: 5140681 (1992-08-01), Uchiyama et al.
patent: 5165018 (1992-11-01), Simor
patent: 5226144 (1993-07-01), Moriwaki et al.
patent: 5228136 (1993-07-01), Shimizu et al.
patent: 5241641 (1993-08-01), Iwasa et al.
patent: 5241664 (1993-08-01), Ohba et al.
patent: 5247613 (1993-09-01), Bromley
patent: 5261109 (1993-11-01), Cadambi et al.
patent: 5291442 (1994-03-01), Emma et al.
patent: 5303362 (1994-04-01), Butts, Jr. et al.
patent: 5390336 (1995-02-01), Hillis
patent: 5394555 (1995-02-01), Hunter et al.
patent: 5437045 (1995-07-01), Davies
patent: 5471592 (1995-11-01), Gove et al.
patent: 5483640 (1996-01-01), Isfeld et al.
patent: 5490253 (1996-02-01), Laha et al.
patent: 5511224 (1996-04-01), Tran et al.
patent: 5561809 (1996-10-01), Elko et al.
patent: 5629950 (1997-05-01), Godiwala et al.
IBM Techical Disclosure Bulletin, vol. 30, No. 10, Mar. 1988, New York, US, p: 444-46, "Shared and Private Cache".
Eurocon 84 Computers In Communication And Control Sep. 26, 1984, Brighton, GB--pp. 333-337--M. Wyrzykowski "A Homogenous Modular Operating System for Multimicrocomputer--Real-Time Control Applications".
10th International Conference on Distributed Computing Systems, May 28, 1990, Paris, France--pp. 270-277, K. Padmanabhan, "Hierarchical Communication in Cube-Connected Multiprocessors".
Patent Abstracts of Japan, vol. 14, No. 153 (P-1026) Mar. 23, 1990 & JP-A-02 012 361 (Fujitsu Ltd) Jan. 17, 1990.

Affiliated with

Also associated with

Rating

Processor node does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Processor node, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor node will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1470311