Electrical computers and digital processing systems: processing – Processing control – Processing control for data transfer
Reexamination Certificate
2005-11-29
2005-11-29
Chan, Eddie (Department: 2183)
Electrical computers and digital processing systems: processing
Processing control
Processing control for data transfer
C712S219000, C712S238000
Reexamination Certificate
active
06970997
ABSTRACT:
When a processor executes a memory operation instruction by means of data dependence speculative execution, a speculative execution result history table which stores history information concerning success/failure results of the speculative execution of memory operation instructions of the past is referred to and thereby whether the speculative execution will succeed or fail is predicted. In the prediction, the target address of the memory operation instruction is converted by a hash function circuit into an entry number of the speculative execution result history table (allowing the existence of aliases), and an entry of the table designated by the entry number is referred to. If the prediction is “success”, the memory operation instruction is executed in out-of-order execution speculatively (with regard to data dependence relationship between the instructions). If the prediction is “failure”, the speculative execution is canceled and the memory operation instruction is executed later in the program order non-speculatively. Whether the speculative execution of the memory operation instructions has succeeded or failed is judged by detecting the data dependence relationship between the memory operation instructions, and the speculative execution result history table is updated taking the judgment into account.
REFERENCES:
patent: 5509135 (1996-04-01), Steely, Jr.
patent: 5615350 (1997-03-01), Hesson et al.
patent: 5625835 (1997-04-01), Ebcioglu et al.
patent: 5742805 (1998-04-01), Kulkarni et al.
patent: 5781752 (1998-07-01), Moshovos et al.
patent: 5896529 (1999-04-01), Kulkarni et al.
patent: 5913059 (1999-06-01), Torii
patent: 5987588 (1999-11-01), Popescu et al.
patent: 5987595 (1999-11-01), Yoaz et al.
patent: 6055629 (2000-04-01), Kulkarni et al.
patent: 6108770 (2000-08-01), Chrysos et al.
patent: 6415380 (2002-07-01), Sato
patent: 0 709 770 (1996-05-01), None
patent: 5-224927 (1993-09-01), None
patent: 10-171653 (1998-06-01), None
patent: 11-504458 (1999-04-01), None
patent: 11-212788 (1999-08-01), None
patent: P3096423 (2000-08-01), None
Moshovos, Andreas, and Sohi, Gurindar S. Streamlining Inter-operation Memory Communication via Data Dependence Prediction. IEEE, 1997.
McFarling, Scott. Combining Branch Predictors. WRL Technical Note TN-36. Western Research Laboratory, Jun. 1993.
Boothe, Bob, and Ranade, Abhiram. Improved multithreading techniques for hiding communication latency in multiprocessors. International Conference on Computer Architecture. ACM Press, 1992.
Calder, Brad, and Reiman, Glen. Predictive Techniques for Aggresive Load Speculation. IEEE, 1998.
Chrysos, George Z., and Fisher, Joel S. Memory Dependence Prediction using Store Sets. Digital Equipment Corporation. IEEE, 1998.
Moshovos, Breach, Vijaykumar, and Sohi. Dynamic Speculation and Synchronization of Data Dependences. University of Wisconsin—Madison. ACM, 1997.
Theobald, Gao, and Hendren. Speculative Execution and Branch Prediction on Parallel Machines. McGill University School of Computer Science. ACM, 1993.
Kazi, Iffat H., and Lilja, David J. Coarse-Grained Speculative Execution in Shared-Memory Multiprocessors. Department of Electrical and Computer Engineering, University of Minnesota. ACM, 1998.
T. Sato, “Load Value Prediction Using Reference Address Renaming,” 1998 Parallel Processing Symposium, JSPP 1998, Information Processing Society of Japan, pp. 15-22.
Matsushita Satoshi
Nishi Naoki
Shibayama Atsufumi
Torii Sunao
Buehl Brett
Chan Eddie
Foley & Lardner LLP
NEC Corporation
LandOfFree
PROCESSOR, MULTIPROCESSOR SYSTEM AND METHOD FOR... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with PROCESSOR, MULTIPROCESSOR SYSTEM AND METHOD FOR..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and PROCESSOR, MULTIPROCESSOR SYSTEM AND METHOD FOR... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3499901