Electrical computers and digital processing systems: memory – Address formation – Address mapping
Reexamination Certificate
2001-04-02
2004-10-19
Gossage, Glenn (Department: 2186)
Electrical computers and digital processing systems: memory
Address formation
Address mapping
C711S206000
Reexamination Certificate
active
06807617
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention is related to the field of processors and, more particularly, to segment descriptor tables for storing segment descriptors used by the processor.
2. Description of the Related Art
The x86 architecture (also known as the IA-32 architecture) has enjoyed widespread acceptance and success in the marketplace. Accordingly, it is advantageous to design processors according to the x86 architecture. Such processors may benefit from the large body of software written to the x86 architecture (since such processors may execute the software and thus computer systems employing the processors may enjoy increased acceptance in the market due to the large amount of available software).
As computer systems have continued to evolve, 64 bit address size (and sometimes operand size) has become desirable. A larger address size allows for programs having a larger memory footprint (the amount of memory occupied by the instructions in the program and the data operated upon by the program) to operate within the memory space. A larger operand size allows for operating upon larger operands, or for more precision in operands. More powerful applications and/or operating systems may be possible using 64 bit address and/or operand sizes.
Unfortunately, the x86 architecture is limited to a maximum 32 bit operand size and 32 bit address size. The operand size refers to the number of bits operated upon by the processor (e.g. the number of bits in a source or destination operand). The address size refers to the number of bits in an address generated by the processor. Thus, processors employing the x86 architecture may not serve the needs of applications which may benefit from 64 bit address or operand sizes.
One of the reasons that the x86 architecture is limited to 32 bit address size is a segmentation mechanism employed as part of the address translation mechanism. Segment descriptors in a segment table provide a segment base address (of 32 bits) which is added to other operands of an instruction to produce a linear address.
SUMMARY OF THE INVENTION
A segment descriptor table is described which stores segment descriptors of different sizes. Smaller segment descriptors may be segment descriptors similar to the x86 architecture definition, and larger segment descriptors may be used to provide virtual addresses (e.g. base addresses or offsets) having more than 32 bits. By providing a segment descriptor table that stores different sized segment descriptors, maintaining multiple segment descriptor tables for different operating modes may be avoidable while providing support for segment descriptors having addresses greater than 32 bits. In one embodiment, the larger segment descriptors may be twice the size of the smaller segment descriptors. The segment descriptor table may comprise entries, each capable of storing the smaller segment descriptor, and a larger segment descriptor may occupy two entries of the table.
Broadly speaking, a memory is contemplated. The memory stores at least one descriptor table storing at least a first segment descriptor and a second segment descriptor. The second segment descriptor is larger than the first segment descriptor. An apparatus including the memory and a processor is also contemplated.
Additionally, a method is contemplated. A first segment descriptor is stored in a segment descriptor table. A second segment descriptor is stored in the segment descriptor table. The second segment descriptor is larger than the first segment descriptor.
REFERENCES:
patent: 4620274 (1986-10-01), Boothroyd et al.
patent: 4701946 (1987-10-01), Oliva et al.
patent: 4864493 (1989-09-01), Kishi
patent: 5381537 (1995-01-01), Baum et al.
patent: 5479627 (1995-12-01), Khalidi et al.
patent: 5481684 (1996-01-01), Richter et al.
patent: 5517651 (1996-05-01), Huck et al.
patent: 5617554 (1997-04-01), Alpert et al.
patent: 5644755 (1997-07-01), Wooten
patent: 5692167 (1997-11-01), Grochowski et al.
patent: 5758116 (1998-05-01), Lee et al.
patent: 5774686 (1998-06-01), Hammond et al.
patent: 5784638 (1998-07-01), Goetz et al.
patent: 5787495 (1998-07-01), Henry et al.
patent: 5826074 (1998-10-01), Blomgren
patent: 6086623 (2000-07-01), Broome et al.
patent: 6560694 (2003-05-01), McGrath et al.
patent: 6571330 (2003-05-01), McGrath et al.
patent: 2002/0019902 (2002-02-01), Christie
Intel, “Intel Architecture Software Developer's Manual, vol. 1: Basic Architecture,” 1997, pp. 3-1-3-15.
Intel, “Pentium Pro Family Developer's Manual, vol. 3: Operating System Writer's Guide,” 1996, pp. 2-1-2-21, 3-1-3-33, and 4-1-4-29.
The Technology Behind Crusoe™ Processors, Low-Power x86-Compatible Processors Implemented with Code Morphing™ Software, Transmeta Corporation, Jan. 2000, pp. 1-18.
Alpha Learns to Do Windows; Digital's FX!32 is The Key To Running Win32 Software on Alpha/Windows NT., Selinda Chiquoine, BYTE, Oct. 1996, 4 pages.
Awards Stack Up for Digital FX!32 Windows Compatibility Software for Alpha, Digital Press Releases, Jun. 25, 1997.
Digital FX!32; White Paper: How Digital FX!32 Works, Digital Semiconductor, Sep. 26, 1997.
An Alpha in PC Clothing; Digital Equipment's New x86 Emulator Technology Makes An Alpha System a Fast x86 Clone, Tom Thompson, BYTE, Feb. 1996, 7 pages.
AMD 64-Bit Technology; The AMD x86 Architecture Programmers Overview, AMD, Publication #24108 Rev: A, Aug. 2000, pp. 1-106.
AMD 64-Bit Technology; The AMD x86-64 Architecture Programmers Overview, AMD, Publication #24108 Rev: C, Jan. 2001, pp. 1-128.
“Pentium Processor Family Developers Manual,” vol. 3, Architecture and Programming Manual, Intel, 1995, pp. 3-1 to 3-24, 10-1 to 10-13, 11-1 to 11-25.
“Advanced 80386 Programming Techniques,” James L. Turley, Osborne McGraw-Hill, Berkeley, CA, 1988, pp. 45-84 and 283-315.
Advanced Micro Devices , Inc.
Gossage Glenn
Merkel Lawrence J.
Meyertons Hood Kivlin Kowert & Goetzel P.C.
LandOfFree
Processor, method and apparatus with descriptor table... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Processor, method and apparatus with descriptor table..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor, method and apparatus with descriptor table... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3309863