Electrical computers and digital processing systems: memory – Storage accessing and control – Access timing
Reexamination Certificate
1995-04-21
2002-05-28
Hua, Ly V. (Department: 2131)
Electrical computers and digital processing systems: memory
Storage accessing and control
Access timing
C711S140000, C711S119000, C710S017000, C710S028000, C710S039000
Reexamination Certificate
active
06397315
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates to the field of processor interface circuitry. More specifically, in one embodiment the invention provides an improved interface between a microprocessor, or a set of microprocessors, and other processor circuits.
In many cases, a microprocessor can be designed to run faster than external components with which it communicates. Unfortunately, the microprocessor often cannot proceed until a particular action is taken by the external device, and thus the performance of the processor system in which the microprocessor is used is adversely affected. One reason for this bottleneck is that communication between two circuits on the same integrated circuit, or chip, is generally faster than communication between two circuits separated by an inter-chip bus or other interface. Thus, one solution to the need for faster interaction with the microprocessor is to place more circuitry on the microprocessor chip, such as data and instruction caches. However, adding higher-level components on chip with the microprocessor make diagnosing errors much more difficult. This is because by the time an internal error is detected within the microprocessor and percolates out of the chip to a diagnostic system, the diagnostic system has much less time to investigate the cause of the error before the continued operation of the microprocessor changes the state of its internal circuits to the point where the state at the time of the error is no longer known. For example, if a data error occurs deep inside the microprocessor, but is detected and apparently fixed by logic inside the microprocessor before being output, external circuits may act on that data as being valid data thereby corrupting the processor system.
Another problem with processor systems is the microprocessor bus, over which most of the microprocessor requests and responses to those requests pass. The microprocessor bus carries write requests, along with the data to be written, read requests, read and write responses back to the microprocessor, and interrupt signals into the microprocessor. This traffic over the bus often limits the speed at which data can be accepted from, and provided to, the microprocessor.
From the above it is seen that an improved interface to a microprocessor is needed.
SUMMARY OF THE INVENTION
In one embodiment of a processor interface system according to the present invention, a processor interface chip and a maintenance diagnostic chip are provided, coupled with two microprocessors designed to be run in tandem. The processor interface chip includes logic for interfacing between the tandem microprocessors and a main memory, logic for pipelining multiple microprocessor requests between the microprocessors and main memory, logic for prefetching data before a microprocessor issues a read request for the prefetched data, logic for allowing a boot to occur from boot code anywhere in physical memory without regard to the microprocessors' fixed memory location for boot code, and logic for intelligently limiting the flow of interrupt information over a processor bus between the microprocessors and the processor interface chip. The maintenance diagnostic chip includes logic to halt either of the microprocessors if an error is detected, and read out the state of the microprocessors and a secondary cache attached to the microprocessors, before the state of the microprocessors at the time of the fault changes to a different state which might hide evidence of the cause of the fault.
A further understanding of the nature and advantages of the inventions herein may be realized by reference to the remaining portions of the specification and the attached drawings.
REFERENCES:
patent: 4219881 (1980-08-01), Wilske
patent: 4528629 (1985-07-01), Breitling
patent: 4761732 (1988-08-01), Eldumiati et al.
patent: 5016167 (1991-05-01), Nguyen et al.
patent: 5163157 (1992-11-01), Yamano et al.
patent: 5165038 (1992-11-01), Beard et al.
patent: 5168570 (1992-12-01), Eckert et al.
patent: 5239629 (1993-08-01), Miller et al.
patent: 5263161 (1993-11-01), Barth et al.
patent: 5269006 (1993-12-01), Dohse et al.
patent: 5276823 (1994-01-01), Cutts, Jr. et al.
patent: 5295258 (1994-03-01), Jewett et al.
patent: 5301333 (1994-04-01), Lee
patent: 0 125 797 (1984-11-01), None
patent: 0 293 720 (1988-12-01), None
patent: 0 445 042 (1991-09-01), None
patent: WO 86/03608 (1986-06-01), None
patent: WO 90/00284 (1990-01-01), None
Patent Abstracts of Japan, Publication No. JP 2144635, Publication Date Jun. 4, 1990, 1 page.
David Jones, “Fehlertoleranz un Zuverlässigkeit in Mikroprozessor-Systemen Am Beispiel der Familie MC88000,” 2087 Elektronik, 39 (Nov. 23, 1990), No. 24, Munchen, DE, pp. 54-60.
IBM Technical Disclosure Bulletin, vol. 31, No. 9, Feb. 1989, “Improving Operational Performance of Cache Memories—Execution Tracing,” pp. 83-83.
IBM Technical Disclosure Bulletin, vol. 31, No. 3, Aug. 1988, “High Performance Microprocessor Memory System,” pp. 303-306.
Atkins, “Performance and the i860 Microprocessor,”IEEE Micro, Oct., 1991, pp. 24-78.
Popescu et al., “The Metaflow Architecture,”IEEE Micro, Jun., 1991, pp. 10-72.
Fu Peter
Grosz Martin Jiri
Rahman Mizanur Mohammed
Rector Russell Mark
Sabernick Fred C.
Compaq Computer Corporation
Hua Ly V.
Oppenheimer Wolff & Donnelly
Sherry Leah
LandOfFree
Processor interface chip for dual-microprocessor processor... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Processor interface chip for dual-microprocessor processor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor interface chip for dual-microprocessor processor... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2839469