Processor having cache structure and cache management method...

Details Processor having cache structure and cache management method... Processor having cache structure and cache management method...

2006-06-20

2006-06-20

Portka, Gary (Department: 2188)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

C711S118000, C711S123000, C712S205000, C712S207000, C712S237000, C712S244000

Reexamination Certificate

active

07065612

ABSTRACT:
A processor having a cache memory structure which improves an operation speed of the processor and a method of managing cache memory of the processor are provided. The cache memory is divided into a cache memory for normal programs which stores instructions required for running normal programs and a cache memory for exception programs. An instruction register fetches and stores instructions from one of the cache memories according to the type of program currently running. The method includes dividing the cache memory into a cache memory for normal programs and a cache memory for exception programs, storing instructions and/or data for running the normal and exception programs in their respective cache memories, determining a type of a currently running program, fetching instructions from either cache memory according to the type of program currently running, and inputting the fetched instructions to the instruction register.

REFERENCES:
patent: 5926841 (1999-07-01), Novak et al.
patent: 6341324 (2002-01-01), Caulk et al.
patent: 6625693 (2003-09-01), Arora et al.
patent: 6640284 (2003-10-01), Shaw et al.

Affiliated with

Also associated with

Rating

Processor having cache structure and cache management method... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Processor having cache structure and cache management method..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor having cache structure and cache management method... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3653677