Electrical computers and digital processing systems: memory – Address formation – Address mapping
Patent
1995-03-09
2000-06-27
Follansbee, John A.
Electrical computers and digital processing systems: memory
Address formation
Address mapping
345516, G06F 934
Patent
active
060818808
ABSTRACT:
A processor is implemented with an operand register file having N operand registers, instructions that reference these operand registers with virtual and physical source and destination addresses of variable up to n addressing dimensions, and at least one address mapping circuit that maps the uni-dimensional virtual and the multi-dimensional virtual/physical source and destination addresses to their uni-dimensional equivalents. Whether a source/destination address is a virtual or a physical address may be implicitly inferred from the instruction type, or explicitly specified. Source and destination addresses of an instruction may be either all virtual addresses, or all physical addresses, or virtual as well as physical addresses. The addressing dimension of an instruction's source and destination addresses may be specified in the instruction, or specified in a control register of the processor. All portions of a virtual/physical source/destination address may be specified in an instruction, or some portions are specified through control registers of the processor. As a result, various upward compatible embodiments, scaled to various performance design points suitable for multi-scalar, vector, and/or multi-processing, as well as software pipelined load, calculate, and store processing can be created.
REFERENCES:
patent: 4038533 (1977-07-01), Dummermuth et al.
patent: 4071887 (1978-01-01), Daly et al.
patent: 4354228 (1982-10-01), Moore et al.
patent: 4434461 (1984-02-01), Puhl
patent: 4488227 (1984-12-01), Miu et al.
patent: 4766566 (1988-08-01), Chuang
patent: 4965801 (1990-10-01), Dulac
patent: 5062073 (1991-10-01), Masuda et al.
patent: 5083263 (1992-01-01), Joy et al.
patent: 5159678 (1992-10-01), Wengelski et al.
patent: 5179530 (1993-01-01), Genusov et al.
patent: 5255366 (1993-10-01), Chia et al.
patent: 5313648 (1994-05-01), Ehlig et al.
patent: 5386563 (1995-01-01), Thomas
patent: 5398322 (1995-03-01), Marwood
patent: 5467459 (1995-11-01), Alexander et al.
patent: 5493687 (1996-02-01), Garg et al.
patent: 5495615 (1996-02-01), Nizar et al.
patent: 5513366 (1996-04-01), Agarwal et al.
patent: 5517648 (1996-05-01), Bertone
patent: 5535404 (1996-07-01), Tsubota
patent: 5546554 (1996-08-01), Yung et al.
patent: 5553301 (1996-09-01), New et al.
patent: 5586275 (1996-12-01), Ehlig et al.
patent: 5611064 (1997-03-01), Maund et al.
patent: 5630102 (1997-05-01), Johnson et al.
Blihowski et al. "A Shared Memory Model Based on the Dataflow Paradigm," IEEE, Jan. 1995, pp. 68-75.
A Three Dimensional Register File for Superscalar Processors; authors Marc Tremblay, Bill Joy & Ken Shin; Proceedings of the 28th Annual Hawaiian International Conference on System Science, Jan. 1995.
Motorola (Enhanced 32-bit microprocessor user's manual), pp. 6-1 to 6-5, Jun. 1989.
Motorola "Enhanced 32-bit microprocessor user's manual" 8-6 to 8-7 and 10-1 to 10-3, 1989.
DEC "DECchip 21064-AA Microprocessor Hardware reference manual" 3-1 to 3-2, 1992.
Danielson Mark J.
Follansbee John A.
LSI Logic Corporation
LandOfFree
Processor having a scalable, uni/multi-dimensional, and virtuall does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Processor having a scalable, uni/multi-dimensional, and virtuall, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor having a scalable, uni/multi-dimensional, and virtuall will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1793283