Data processing: software development – installation – and managem – Software program development tool – Linking
Reexamination Certificate
2005-10-07
2010-10-26
Chavis, John (Department: 2193)
Data processing: software development, installation, and managem
Software program development tool
Linking
Reexamination Certificate
active
07823142
ABSTRACT:
When a branch instruction is decoded by the instruction decoders409a˜409c, the upper 29 bits of the PC relative value included in the branch instruction are sent to the upper PC calculator411and the lower 3 bits are sent to the lower PC calculator405. The lower PC calculator405adds the lower 3 bits of the PC relative value and the lower 3 bits of the present lower PC404and sends the result to the lower PC404as the updated lower PC. The upper PC calculator411adds the upper 29 bits of the PC relative value, the upper 29 bits of the present upper PC403, and a carry that may be received from the lower PC calculator405, and sends the result to the upper PC403as the updated upper PC.
REFERENCES:
patent: 4040035 (1977-08-01), Carlow et al.
patent: 5218711 (1993-06-01), Yoshida
patent: 5475822 (1995-12-01), Sibigtroth et al.
patent: 5559975 (1996-09-01), Christie et al.
patent: 5740447 (1998-04-01), Kurahashi
patent: 5819081 (1998-10-01), Nanba
patent: 6088779 (2000-07-01), Bharadhwaj
patent: 6880150 (2005-04-01), Takayama et al.
patent: 6976245 (2005-12-01), Takayama et al.
patent: 6976250 (2005-12-01), Takayama et al.
patent: 7080367 (2006-07-01), Takayama et al.
patent: 0 320 098 (1989-06-01), None
patent: 0 423 726 (1991-04-01), None
patent: 0 472 025 (1992-02-01), None
patent: 0 652 510 (1995-05-01), None
patent: 6242237 (1987-02-01), None
patent: 3-48334 (1991-03-01), None
patent: 3-152624 (1991-06-01), None
patent: 4-40525 (1992-02-01), None
patent: 5-289870 (1993-11-01), None
patent: WO 96 08762 (1996-03-01), None
Eda, Hiroki. “News Reports: Intel and HP Unveiled Outline of Their Next Instruction Set “IA-64”” Nikkei Electronics (Nikkei Business Publications. Inc.) Nov. 3, 1997, No. 702, pp. 27-28.
Kumagai, Masayasu. “Chapter 4, Next Generation Pentium and Competing Processors, Details of VLIW and IA-64, and Comparisons with Alpha and PowerPC.” Interface (CQ Publishing Co., Ltd.) Mar. 1, 1998, vol. 24, No. 3, pp. 132-139.
Spohrer, T. et al., “Combination PC/Line Prefetch Address Adder” Motorola Technical Developments, Motorola Inc., vol. 13, Jul. 1, 1991, pp. 20-21.
Heishi Taketo
Higaki Nobuo
Kawaguchi Kenichi
Miyaji Shinya
Odani Kensuke
Chavis John
McDermott Will & Emery LLP
Panasonic Corporation
LandOfFree
Processor for executing instructions in units that are... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Processor for executing instructions in units that are..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor for executing instructions in units that are... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4155253