Electrical computers and digital processing systems: processing – Processing architecture – Array processor
Reexamination Certificate
2007-02-27
2007-02-27
Coleman, Eric (Department: 2183)
Electrical computers and digital processing systems: processing
Processing architecture
Array processor
Reexamination Certificate
active
10449788
ABSTRACT:
A processor according to the present invention includes a decoding unit, an operation unit and others. When the decoding unit decodes an instruction “vxaddh Rc, Ra, Rb”, an arithmetic and logic/comparison operation unit and others (i) adds the higher 16 bits of a register Ra to the lower 16 bits of the register Rb, stores the result in the higher 16 bits of a register Rc, and in parallel with this, (ii) adds the lower 16 bits of the register Ra to the higher 16 bits of the register Rb, and stores the result in the lower 16 bits of the register Rc.
REFERENCES:
patent: 5778241 (1998-07-01), Bindloss et al.
patent: 5881259 (1999-03-01), Glass et al.
patent: 5963744 (1999-10-01), Slavenburg et al.
patent: 5991531 (1999-11-01), Song et al.
patent: 6141675 (2000-10-01), Slavenburg et al.
patent: 6154831 (2000-11-01), Thayer et al.
patent: 6530010 (2003-03-01), Hung et al.
patent: 6570570 (2003-05-01), Suzuki et al.
patent: 6753866 (2004-06-01), Suzuki et al.
patent: 6999985 (2006-02-01), Symes et al.
patent: 7043627 (2006-05-01), Shimizu et al.
patent: 2002/0026570 (2002-02-01), Shimizu et al.
patent: 2002/0040427 (2002-04-01), Symes
patent: 2002/0065860 (2002-05-01), Grisenthwaite et al.
patent: 06-035695 (1994-02-01), None
patent: 10-512988 (1998-12-01), None
patent: 11-511575 (1999-10-01), None
patent: 11-513825 (1999-11-01), None
patent: 2000-20486 (2000-01-01), None
patent: 2000-047998 (2000-02-01), None
patent: 2000-057111 (2000-02-01), None
patent: 2001-501001 (2001-01-01), None
patent: 2001-142695 (2001-05-01), None
patent: 2002-132497 (2002-05-01), None
patent: 2002-149400 (2002-05-01), None
patent: 97/08608 (1997-03-01), None
patent: 97/15001 (1997-04-01), None
Motorola MC68030 user guide 1989, Prentice Hall, 2d Ed pp. 3-32 to 3-33,3-108 to3-109.
Heishi Taketo
Kiyohara Tokuzo
Koga Yoshihiro
Kuroda Manabu
Miyasaka Shuji
Coleman Eric
Matsushita Electric Industrial Co. Ltd
Wenderoth , Lind & Ponack, L.L.P.
LandOfFree
Processor executing SIMD instructions does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Processor executing SIMD instructions, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor executing SIMD instructions will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3881305