Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-03-05
2009-11-10
Do, Thuan (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
07617471
ABSTRACT:
A method of implementing a circuit design on a programmable integrated circuit can include displaying a list of at least one memory of the circuit design that is associated with the processor. A plurality of attributes of an event for the processor can be received. The plurality of attributes can specify a condition that, when met within at least one memory from the list, causes a signal to be generated to the processor. A description of an event interface for the processor can be automatically created according to the plurality of attributes of the interrupt. The description of the event interface can be incorporated into a description of the circuit design.
REFERENCES:
patent: 2007/0043531 (2007-02-01), Kosche et al.
Seng, Shay Ping, “Method and Apparatus for Interfacing Instruction Processors and Logic in an Electronic Circuit Modeling System”, U.S. Appl. No. 11/633,977, filed Dec. 5, 2006, 23 pp., available from Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.
Allaire William Edward
Mobbs Paul Travis
Ou Jing Zhao
Seng Shay Ping
Cuenot Kevin T.
Do Thuan
XILINX Inc.
LandOfFree
Processor event interface for programmable integrated... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Processor event interface for programmable integrated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor event interface for programmable integrated... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4113887