Processor element having a plurality of CPUs for use in a multip

Details Processor element having a plurality of CPUs for use in a multip Processor element having a plurality of CPUs for use in a multip

1995-05-30

1999-10-19

Kulik, Paul V.

Electrical computers and digital data processing systems: input/

Intrasystem connection

710108, 710110, 710113, 710131, 711147, 711149, 364132, G06F 13364, G06F 1516

Patent

active

059681500

ABSTRACT:
A processor for constructing a single processor system or multiprocessor system comprises, within a base processor element constituting the processor, two CPU with associated local memories, a dual-port RAM accessible from said CPUs, and a common bus switch circuit for connecting any one of said CPUs to a common bus shared by said CPUs.

REFERENCES:
patent: 3765969 (1973-10-01), Kragness et al.
patent: 3932841 (1976-01-01), Deerfield et al.
patent: 4058711 (1977-11-01), Ondercin et al.
patent: 4151592 (1979-04-01), Suzuki et al.
patent: 4153942 (1979-05-01), Gregory
patent: 4164787 (1979-08-01), Aranguren
patent: 4172283 (1979-10-01), Kober
patent: 4204251 (1980-05-01), Brudevold
patent: 4214305 (1980-07-01), Tokita et al.
patent: 4215395 (1980-07-01), Bunyard et al.
patent: 4237534 (1980-12-01), Felix
patent: 4257095 (1981-03-01), Nadir
patent: 4270167 (1981-05-01), Koehler et al.
patent: 4422142 (1983-12-01), Ihaba et al.
patent: 4443846 (1984-04-01), Adcock
patent: 4470109 (1984-09-01), McNally
patent: 4495567 (1985-01-01), Treen
patent: 4495569 (1985-01-01), Kagawa
patent: 4542397 (1985-09-01), Birgelsen et al.
patent: 4549273 (1985-10-01), Tin
patent: 4590549 (1986-05-01), Burrage et al.
patent: 4594657 (1986-06-01), Byrns
patent: 4604161 (1986-08-01), Araghi
patent: 4628436 (1986-12-01), Okamoto et al.
patent: 4668333 (1987-05-01), Tandun et al.
patent: 4671846 (1987-06-01), Shimbo et al.
patent: 4682285 (1987-07-01), Ozil et al.
patent: 4698253 (1987-10-01), Hubbins et al.
patent: 4698753 (1987-10-01), Hubbins et al.
patent: 4737932 (1988-04-01), Baba
patent: 4747060 (1988-05-01), Sears, III et al.
patent: 4830985 (1989-05-01), Araghi et al.
patent: 4868068 (1989-09-01), Yamaguchi et al.
patent: 4883215 (1989-11-01), Geosele et al.
patent: 4912633 (1990-03-01), Schweizer
patent: 4953074 (1990-08-01), Kametani et al.
patent: 4961821 (1990-10-01), Drake et al.
patent: 4962879 (1990-10-01), Goesele et al.
patent: 4990462 (1991-02-01), Sliwa, Jr.
patent: 5045142 (1991-09-01), Drake et al.
patent: 5297260 (1994-03-01), Kametani
patent: 5549273 (1985-10-01), Tin
patent: 5568617 (1996-10-01), Kametani
Lowenthal, Richard, "Floating Point Microprocessor Implemented as Optional Co-Processor", Computer Design, Mar. 1981, vol. 20, No. 3, pp. 178-182.
Wyland, David C., "Dual-Port RAMs Simplify Communication in Computer Systems", Application Note AN-02, Integrated Device Technology, Inc., 1986.
"CMOS Dual Port RAM", Preliminary Specification IDT71305, Integrated Device Technology, Inc., 1985, pp. 1-87, 1-74-1-75.
"Nachrichtentechnik Elektronik", 1979, vol. 29, No. 7, pp. 271-276.
"Electronics Design", Jul. 26, 1984, pp. 155-166.
Webster's Ninth New Collegiate Dictionary, copyright 1986 by Marriam-Webster, Inc., p. 938.
R.W. Johnson et al, "Silicon Hybrid Water-Scale Package Technology", IEEE Journal of Solid-State Circuits, Oct. 1986, vol. SC-21, No. 5.
Nikkei Microdevices, Nikkei, McGraw-Hill, Inc. Apr. 1, 1986, pp. 45-46.
Hitachi Microcomputer General User's Guide, Feb. 1991, p. 121.
Grof, "Modern Dictionary of Electronics 6th Edition", Howard W. Sams Co., Inc.1984.
Electronics Design , Jul. 26, 1984, pp. 155-156.
Lowenthal Richard, "Floating Point Microprocessor Implemented as Optional Co. Processor", Computer Design , vol. 20, No. 3, Mar. 1981, pp. 178-182.
Webster's Ninth New Collegiate Dictionary , copyright 1986 by Marriam-Webster Inc., p. 938.

Affiliated with

Also associated with

Rating

Processor element having a plurality of CPUs for use in a multip does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Processor element having a plurality of CPUs for use in a multip, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor element having a plurality of CPUs for use in a multip will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2049968