Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2007-04-03
2007-04-03
Elmore, Stephen C. (Department: 2185)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S141000, C711S142000, C711S145000, C711S156000, C712S216000, C712S234000
Reexamination Certificate
active
10965144
ABSTRACT:
A processing unit for a multiprocessor data processing system includes a processor core including a store-through upper level cache, an instruction sequencing unit that fetches instructions for execution, a data register, and at least one instruction execution unit coupled to the instruction sequencing unit that concurrently executes multiple threads of instructions. The processor core, responsive to the at least one instruction execution unit executing a load-reserve instruction in a first thread that binds to a load target address in the store-through upper level cache during a reservation hazard window associated with a conflicting store-conditional operation of a second thread, causes a subsequent store-conditional operation of the first thread to a store target address matching the load target address to fail if the store-conditional operation of the second thread succeeds.
REFERENCES:
patent: 5862371 (1999-01-01), Levine et al.
patent: 5895495 (1999-04-01), Arimilli et al.
patent: 6145059 (2000-11-01), Arimilli et al.
patent: 6330643 (2001-12-01), Arimilli et al.
patent: 6345340 (2002-02-01), Arimilli et al.
patent: 6347361 (2002-02-01), Arimilli et al.
patent: 6418514 (2002-07-01), Arimilli et al.
patent: 6549989 (2003-04-01), Arimilli et al.
patent: 6629209 (2003-09-01), Arimilli et al.
patent: 6629212 (2003-09-01), Arimilli et al.
Adir et al., “Information-Flow Models for Shared Memory with an Application to the PowerPC Architecture,” pp. 502-515, IEEE, May 2003.
Guthrie Guy Lynn
Levenstein Sheldon B.
Starke William John
Williams Derek Edward
Dillon & Yudell LLP
Elmore Stephen C.
Gerhardt Diana R.
LandOfFree
Processor, data processing system and method for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Processor, data processing system and method for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor, data processing system and method for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3768414