Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
1999-07-01
2003-04-08
Baker, Stephen M. (Department: 2133)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C712S227000
Reexamination Certificate
active
06546505
ABSTRACT:
NOTICE
(C) Copyright 1989 Texas Instruments Incorporated. A portion of the disclosure of this patent document contains material which is subject to copyright protection. The copyright owner has no objection to the facsimile reproduction by anyone of the patent disclosure, as it appears in the Patent and Trademark Office patent file or records, but otherwise reserves all copyright rights whatsoever.
BACKGROUND OF THE INVENTION
Advanced wafer lithography and surface-mount packaging technology are integrating increasingly complex functions at both the silicon and printed circuit board level of electronic design. Diminished physical access is an unfortunate consequence of denser designs and shrinking interconnect pitch. Designed-in testability is needed, so that the finished product is still both controllable and observable during test and debug. Any manufacturing defect is preferably detectable during final test before a product is shipped. This basic necessity is difficult to achieve for complex designs without taking testability into account in the logic design phase, so that automatic test equipment can test the product.
In addition to testing for functionality and for manufacturing defects, application software development requires a similar level of simulation, observability and controllability in the system or sub-system design phase. The emulation phase of design should ensure that an IC (integrated circuit), onset of ICs, functions correctly in the end equipment or application when linked with the software programs.
With the increasing use of ICs in the automotive industry, telecommunications, defense systems, and life support systems, thorough testing and extensive real-time debug becomes a critical need.
Functional testing, wherein a designer is responsible for generating test vectors that are intended to ensure conformance to specification, still remains a widely used test methodology. For very large systems this method proves inadequate in providing a high level of detectable fault coverage. Automatically generated test patterns would be desirable for full testability, and controllability and observability are key goals that span the full hierarchy of test (from the system level to the transistor level).
Another problem in large designs is the long time and substantial expense involved. It would be desirable to have testability circuitry, system and methods that are consistent with a concept of design-for-reusability. In this way, subsequent devices and systems can have a low marginal design cost for testability, simulation and emulation by reusing the testability, simulation and emulation circuitry, systems and methods that are implemented in an initial device. Without a proactive testability, simulation and emulation approach, a large of subsequent design time is expended on test pattern creation and grading.
Even if a significant investment were made to design a module to be reusable and to fully create and grade its test patterns, subsequent use of module may bury it in application specific logic, and make its access difficult or impossible. Consequently, it is desirable to avoid this pitfall.
The advances in IC design, for example, are accompanied by decreased internal visibility and control, reduced fault coverage and reduced ability to toggle states, more test development and verification problems, increased complexity of design simulation and continually increasing cost of CAD (computer aided design) tools. In the board design the side effects include decreased register visibility and control, complicated debug and simulation in design verification, loss of conventional emulation due to loss of physical access by packaging many circuits in one package, increased routing complexity on the board, increased costs of design tools, mixed-mode packaging, and design for produceability. In application development, some side effects are decreased visibility of states, high speed emulation difficulties, scales time simulation, increased debugging complexity, and increased costs of emulators. Production side effects involved descreased visibility and control, complications in test vectors and models, increased test complexitity, mixed-mode packaging, continually increasing costs of automatic test equipment even in the 7-figure range, and tighter tolerances.
SUMMARY OF THE INVENTION
Among the objects of the present invention are to provide improved emulation, simulation and testability architectures and methods which provide visibility and control without physical probing or special test fixtures; to provide improved emulation, simulation and testability architectures and methods which are applicable to critical components of system designs to support test and integration of both hardware and software; to provide improved emulation, simulation and testability architectures and methods that are a viable alternative to high capital-cost test equipment and systems; to provide improved emulation, simulation and testability architectures and methods which integrate access to sophisticated operations in hardware emulation, fault emulation, simulation and built-in test; to provide improved emulation, simulation and testability architectures and methods which apply hardware and software visibility and control to reduce application development time and thus reduce the user manufacturer's time-to-market on new products: and to provide improved emulation, simulation and testability architectures and methods to leverage hierarchical partitioning and automatically generate reusable tests for related chips and systems.
Generally, one form of the invention is an emulation device including a serial scan testability interface having at least first and second scan paths, and state machine circuitry connected and responsive to said second scan path generally operable for emulation control.
Other device, system and method forms of the invention are also disclosed and claimed herein. Other objects of the invention are disclosed and still other objects will be apparent from the disclosure herein.
REFERENCES:
patent: 3659272 (1972-04-01), Price et al.
patent: 3673573 (1972-06-01), Smith
patent: 3937938 (1976-02-01), Matthews
patent: 3984813 (1976-10-01), Chung
patent: 4004283 (1977-01-01), Bennett et al.
patent: 4016543 (1977-04-01), Franks et al.
patent: 4099230 (1978-07-01), Mead
patent: 4153933 (1979-05-01), Blume et al.
patent: 4176394 (1979-11-01), Kaminski et al.
patent: 4205370 (1980-05-01), Hirtle
patent: 4250546 (1981-02-01), Boney et al.
patent: 4376977 (1983-03-01), Bruinshorst
patent: 4429368 (1984-01-01), Kurii
patent: 4524415 (1985-06-01), Mills et al.
patent: 4658354 (1987-04-01), Nukiyama
patent: 4788683 (1988-11-01), Hester et al.
patent: 4805095 (1989-02-01), Armstrong et al.
patent: 4860195 (1989-08-01), Krauskopf
patent: 5084814 (1992-01-01), Vaglica et al.
patent: 5329471 (1994-07-01), Swoboda et al.
patent: 5535331 (1996-07-01), Swoboda et al.
Ehlig Peter N.
Swoboda Gary L.
Baker Stephen M.
Bassuk Lawrence J.
Brady W. James
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
LandOfFree
Processor condition sensing circuits, systems and methods does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Processor condition sensing circuits, systems and methods, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor condition sensing circuits, systems and methods will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3103477