Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2011-07-05
2011-07-05
Kim, Matt (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S122000, C711S137000, C711SE12004
Reexamination Certificate
active
07975107
ABSTRACT:
Software assists a processor subsystem in making cache replacement decisions by providing an intermediary with information regarding how instructions and/or data of a working set are expected to be used and accessed by the software. The intermediary uses this information along with its knowledge of system requirements, policy and the cache configuration to determine cache usage and management hints for the working sets. The cache usage and management hints are passed by the intermediary to the processor subsystem.
REFERENCES:
patent: 4991088 (1991-02-01), Kam
patent: 5732242 (1998-03-01), Mowry
patent: 6681297 (2004-01-01), Chauvel et al.
patent: 6851010 (2005-02-01), Rao et al.
patent: 6859862 (2005-02-01), Liao et al.
patent: 6886085 (2005-04-01), Shuf et al.
patent: 6931488 (2005-08-01), Paulraj
patent: 7039766 (2006-05-01), Smith
patent: 7055003 (2006-05-01), Cargnoni et al.
patent: 7114035 (2006-09-01), Day et al.
patent: 7168070 (2007-01-01), Archambault et al.
patent: 7200713 (2007-04-01), Cabot et al.
patent: 2002/0116577 (2002-08-01), Hursey
patent: 2006/0168403 (2006-07-01), Kolovson
patent: 2006/0179250 (2006-08-01), Guthrie et al.
patent: 2007/0005894 (2007-01-01), Dodge
patent: 2007/0271416 (2007-11-01), Ahmed
Cettei, Kim Hazelwood, “Code Cache Management in Dynamic Optimization Systems”, Date: May 2004, pp. 1-111.
Francesco, et al., “An Integrated Hardware/Software Approach for Run-Time Scratchpad Management”, Proceedings of the 41st annual conference on Design automation, Date: 2004, pp. 238-243, ACM Press, New York, USA.
Lu, et al., “The Performance of Runtime Data Cache Prefetching in a Dynamic Optimization System”, pp. 1-11.
Wong, et al., “Modified LRU Policies for Improving Second-level Cache Behavior”, pp. 1-12.
Beckmann Bradford
Waters Bradley M.
Kim Matt
Microsoft Corporation
Rossiter Sean
LandOfFree
Processor cache management with software input via an... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Processor cache management with software input via an..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor cache management with software input via an... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2713602