Electrical computers and digital processing systems: memory – Storage accessing and control – Shared memory area
Patent
1997-05-28
1999-04-20
Lim, Krisna
Electrical computers and digital processing systems: memory
Storage accessing and control
Shared memory area
711152, 711164, G06F 1200
Patent
active
058954929
ABSTRACT:
Provides a processor CLE (CPU lock element) for each processor in a protected storage in a multi-processor computer system. Each CLE contains a blocking symbol field (called herein a PLT, program lock token, field), a lock field H, and a wait field W which is used to chain plural CLEs currently having the same blocking symbol. When the lock field H is set to a lock held state, it indicates the associated processor has exclusive rights to access a data resource unit associated with the blocking symbol in the CLE entry. When the wait field in a lock entry contains a pointer to another lock entry and the H field in the lock entry indicates a not held state, the associated processor is waiting for the resource and cannot further execute its PLO instance until it later gets set to the lock state, which is done by the processor of the prior CLE in the chain when it completes execution of its PLO instance. Each PLO instruction also has operand fields, and a function code (FC). The FC controls the manner of processing done by the PLO instance on its operands. Blocking symbols are specified by software to enable the software to utilize hardware enforced serialization of multi-processor accesses simultaneously requested for accessing the same data resource in the computer system. The plural processors may simultaneously, and at any time, initiate PLO instances for the same or different blocking symbols. When different processors simultaneously execute PLO instances having different blocking symbols, the processors may execute in parallel without conflict. But if the different processors simultaneously execute PLO instances having the same blocking symbol, the processors cannot execute in parallel without potential conflict, and the processors must serialize the execution of their PLO instances for accessing the same resource. In the latter case, their CLEs are chained through pointers in wait fields of the CLEs.
REFERENCES:
patent: 4851990 (1989-07-01), Johnson et al.
patent: 5081572 (1992-01-01), Amold
patent: 5142676 (1992-08-01), Fried et al.
patent: 5333297 (1994-07-01), Lemaire et al.
patent: 5410697 (1995-04-01), Baird et al.
patent: 5488729 (1996-01-01), Vegesna et al.
patent: 5574922 (1996-11-01), James
patent: 5590326 (1996-12-01), Manabe
patent: 5623671 (1997-04-01), Ando et al.
patent: 5636361 (1997-06-01), Ingerman
patent: 5659711 (1997-08-01), Sugita
patent: 5669002 (1997-09-01), Buch
patent: 5696939 (1997-12-01), Iacobovici et al.
Greenspan Steven Jay
Plambeck Kenneth Ernest
Scalzi Casper Anthony
Ehrlich Marc A.
International Business Machines - Corporation
Lim Krisna
LandOfFree
Processor associated blocking symbol controls for serializing th does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Processor associated blocking symbol controls for serializing th, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor associated blocking symbol controls for serializing th will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2245571