Electrical computers and digital processing systems: memory – Storage accessing and control – Access timing
Reexamination Certificate
2001-03-02
2004-02-03
Moazzami, Nasser (Department: 2187)
Electrical computers and digital processing systems: memory
Storage accessing and control
Access timing
C711S130000, C711S169000, C710S052000, C710S053000, C345S545000
Reexamination Certificate
active
06687803
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates generally to network processors and, more particularly, to a processor architecture that may be useful in a network processor.
BACKGROUND OF THE INVENTION
Communication systems are continually undergoing increased demands to process data at every increasing speeds. Accordingly, there is a need to provide processor architectures that can operate in communication systems at these increased speeds.
SUMMARY OF THE INVENTION
The present invention provides a processor architecture including a processor and local memory arrangement where the local memory may be accessed by the processor and other resources at substantially the same time. As a result, the processor may initiate a new or current process following a previous process without waiting for data or instructions from external resources. In addition, the loading of data for the next or subsequent process, the execution of a current process, and the extraction of results of a previous process can occur in parallel. Further, the processor may avoid memory load stall conditions because the processor does not have to access an external memory to execute the current process.
In another embodiment, the local memory may be dynamically reallocated so that results from a previous process stored in the local memory may be accessed by the processor for a current process without accessing an external memory.
It is to be understood that both the foregoing general description and the following detailed description are exemplary, but are not restrictive, of the invention.
REFERENCES:
patent: 5224213 (1993-06-01), Dieffenderfer et al.
patent: 5559952 (1996-09-01), Fujimoto
patent: 5657478 (1997-08-01), Recker et al.
patent: 5768624 (1998-06-01), Ghosh
patent: 6170046 (2001-01-01), Joffe et al.
Agere Systems Inc.
Moazzami Nasser
LandOfFree
Processor architecture and a method of processing does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Processor architecture and a method of processing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor architecture and a method of processing will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3312401