Processor apparatus and method of processing multiple data...

Details Processor apparatus and method of processing multiple data... Processor apparatus and method of processing multiple data...

2009-04-07

2011-10-18

Li, Aimee (Department: 2183)

Electrical computers and digital processing systems: processing

Processing control

Arithmetic operation instruction processing

C712S022000, C712S225000

Reexamination Certificate

active

08041927

ABSTRACT:
A processor (and method) of processing multiple data by a single instruction includes first and second register sets each of which includes a plurality of registers, and an arithmetic unit to rearrange data being registered in the first and second register sets according to a relative size of an absolute value of the data between the first and second register sets so that the relative size is defined before executing an instruction considering the relative size.

REFERENCES:
patent: 3846025 (1974-11-01), Wilber
patent: 4028506 (1977-06-01), Araseki et al.
patent: 5377135 (1994-12-01), Kuroiwa
patent: 5425114 (1995-06-01), Hamasaki et al.
patent: 5917857 (1999-06-01), Tanaka et al.
patent: 6671797 (2003-12-01), Golston
patent: 6687299 (2004-02-01), Yoshida et al.
patent: 6859499 (2005-02-01), Hashimoto
patent: 7174047 (2007-02-01), Lin et al.
patent: 7281117 (2007-10-01), Tanaka et al.
patent: 7349464 (2008-03-01), Kimura
patent: 7424501 (2008-09-01), Macy, Jr.
patent: 7539714 (2009-05-01), Macy et al.
patent: 7724261 (2010-05-01), Thekkath et al.
patent: 2003/0031257 (2003-02-01), Yoshida et al.
patent: 2003/0167460 (2003-09-01), Desai et al.
patent: 2004/0068642 (2004-04-01), Tanaka et al.
patent: 2004/0078556 (2004-04-01), Spracklen
patent: 2004/0267856 (2004-12-01), Macy, Jr.
patent: 2004/0267858 (2004-12-01), Macy et al.
patent: 2005/0027969 (2005-02-01), Simon et al.
patent: 2005/0069037 (2005-03-01), Jiang
patent: 2005/0210086 (2005-09-01), Lutz et al.
patent: 2005/0210095 (2005-09-01), Lutz et al.
patent: 2008/0022077 (2008-01-01), Thekkath et al.
patent: 2008/0307206 (2008-12-01), Vaclavik et al.
patent: 7-60430 (1995-06-01), None
patent: 8-202530 (A) (1996-08-01), None
patent: 2004-192405 (2004-07-01), None
patent: 2009-258980 (A) (2009-11-01), None
Biswas, Prasenjit; Hasegawa, Atsushi; Mandaville, Srinivas; Debbage, Mark; Sturges, Andy; Arakawa, Fumio; Saito, Yasuhiko; and Uchiyama, Kunio, “SH-5: The 64-bit SuperH Architecture”, © 2000, IEEE, pp. 28-39.
Cho, Junho; Chang, Hoseoh; and Sung, Wonyong, “An FPGA Based SIMD Processor With A Vector Memory Unit”, © 2006, IEEE, ISCAS, pp. 525-528.
Raman, Srinivas K.; Pentkovski, Vladimir; and Keshave, Jagannath, “Implementing Streaming SIMD Extensions on the Pentium III Processor”, © 2000, IEEE, pp. 47-57.
Japanese Office Action dated Jul. 28, 2010, with English translation.
Jonathan Richard Shewchuk, “Adaptive Precision Floating-Point Arithmitic and Fast Robust Geometric Predicates”, School of Computer Science Carnegie Mellon University Pittsburgh, PA 15213, pp. 1-10.

Affiliated with

Also associated with

Rating

Processor apparatus and method of processing multiple data... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Processor apparatus and method of processing multiple data..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor apparatus and method of processing multiple data... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4271406