Processor and methods to reduce power consumption of...

Details Processor and methods to reduce power consumption of... Processor and methods to reduce power consumption of...

2007-01-23

2007-01-23

Trujillo, James K. (Department: 2116)

Electrical computers and digital processing systems: support

Computer power control

By external command

C713S300000, C700S291000, C712S220000

Reexamination Certificate

active

10682892

ABSTRACT:
Periods of futile activity by one or more logic circuits of a component of a processor may be predicted, and then during each such period, one or more of the logic circuits may operate in a power-save state with reduced power consumption, with the latter part of the period being used to bring the logic circuits back into performance state, so that performance is not diminished beyond an acceptable level due to the power-save state. The decision of whether to reduce the power consumption of a particular logic circuit of a particular processor component is to have at a particular future time is made internally in the particular processor component based on one or more signals received by the particular processor component.

REFERENCES:
patent: 5519864 (1996-05-01), Martell et al.
patent: 5867683 (1999-02-01), Witt et al.
patent: 6182238 (2001-01-01), Cooper
patent: 6845432 (2005-01-01), Maiyuran et al.
patent: 6931559 (2005-08-01), Burns et al.

Affiliated with

Also associated with

Rating

Processor and methods to reduce power consumption of... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Processor and methods to reduce power consumption of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor and methods to reduce power consumption of... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3814068