Electrical computers and digital processing systems: support – Digital data processing system initialization or configuration – Loading initialization program
Reexamination Certificate
2005-04-19
2005-04-19
Elamin, A. (Department: 2116)
Electrical computers and digital processing systems: support
Digital data processing system initialization or configuration
Loading initialization program
C713S001000, C714S005110, C714S038110
Reexamination Certificate
active
06883092
ABSTRACT:
A processor and method of booting the processor in which dispensable circuit operation is eliminated to reduce power consumption. A first expected check-sum value relating to instructions and table data and a second expected check-sum value relating only to instructions are held in a boot ROM. When power is turned on, if a power-on determination circuit determines that the power has been turned on for a system, a read selection circuit loads instructions and the table data into an instruction storage memory and a table data storage memory and a check-sum performing circuit performs check-sum using the first expected check-sum value. In the case where the power has been turned on for periodic operation, instructions are loaded into the instruction storage memory, check-sum is performed using the second expected check-sum value, and table data that was saved in a backup memory is loaded into the table data storage memory. Thus, the time required for loading from the boot ROM for the periodic operation decreases.
REFERENCES:
patent: 5269022 (1993-12-01), Shinjo et al.
patent: 5388267 (1995-02-01), Chan et al.
patent: 6012142 (2000-01-01), Dokic et al.
patent: 6061788 (2000-05-01), Reynaud et al.
patent: 6360362 (2002-03-01), Fichtner et al.
patent: 6473856 (2002-10-01), Goodwin et al.
patent: 6591376 (2003-07-01), VanRooven et al.
patent: 6625809 (2003-09-01), Duff
patent: 6651188 (2003-11-01), Harding et al.
patent: 6681323 (2004-01-01), Fontanesi et al.
patent: 6757838 (2004-06-01), Chaiken et al.
patent: 6788604 (2004-09-01), Yokota et al.
Japanese Patent Abstract No. 09282241 date Oct. 31, 1997.
Japanese Patent Abstract No. 2000-305859, dated Nov. 2, 2000.
Kashiwagi Takanobu
Kuroiwa Koichi
Sasaki Takeo
Taniguchi Shoji
Elamin A.
Fujitsu Limited
Staas & Halsey , LLP
LandOfFree
Processor and method of booting same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Processor and method of booting same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor and method of booting same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3407590