Processor and method of arithmetic processing thereof

Details Processor and method of arithmetic processing thereof Processor and method of arithmetic processing thereof

2005-08-16

2005-08-16

Kim, Hong (Department: 2186)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

C711S143000, C711S145000, C711S146000, C710S022000

Reexamination Certificate

active

06931495

ABSTRACT:
A processor system, comprising: a processor having a function to write back data stored in a cache memory to an external memory in units of a cache line formed of a plurality of words; a small unit dirty information storing part which stores non-write-back information in units of address range smaller than that of the cache line, the information indicating that the write-back to the external memory is not yet performed; a mode information storing part which stores specific mode flag information which is set or reset by software in order to determine whether or not to be in a mode for not performing unnecessary write-back operation; and; and a write-back determining part which decides whether or not to write back a certain cache line before performing the DMA transfer based on the non-write-back information, when the specific mode flag is set and the write-back of the cache line is instructed.

REFERENCES:
patent: 5155824 (1992-10-01), Edenfield et al.
patent: 5485592 (1996-01-01), Lau
patent: 5586297 (1996-12-01), Bryg et al.
patent: 5623633 (1997-04-01), Zeller et al.
patent: 5694575 (1997-12-01), Oba et al.
patent: 5784699 (1998-07-01), McMahon et al.
patent: 5802559 (1998-09-01), Bailey
patent: 5860105 (1999-01-01), McDermott et al.
patent: 5860111 (1999-01-01), Martinez et al.
patent: 6119205 (2000-09-01), Wicki et al.
patent: 6272033 (2001-08-01), Watt
patent: 6658537 (2003-12-01), Hughes et al.
patent: 6754781 (2004-06-01), Chauvel et al.
patent: 2001/0049771 (2001-12-01), Tischler et al.
patent: 2002/0065985 (2002-05-01), Garnett et al.
patent: 2002/0169947 (2002-11-01), Bilardi et al.
patent: 0 674 267 (1995-09-01), None
patent: 0 683 457 (1995-11-01), None
patent: 0 797 148 (1997-09-01), None
patent: 1298532 (2003-04-01), None

Affiliated with

Also associated with

Rating

Processor and method of arithmetic processing thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Processor and method of arithmetic processing thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor and method of arithmetic processing thereof will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3517591