Electrical computers and digital processing systems: processing – Processing control – Branching
Reexamination Certificate
2008-12-18
2011-12-13
Vicary, Keith (Department: 2183)
Electrical computers and digital processing systems: processing
Processing control
Branching
Reexamination Certificate
active
08078851
ABSTRACT:
A method for recovering global history shift register (GHSR) and return address stack (RAS) is provided, which is applicable to an instruction pipeline of a processor and includes the following steps. First, provide a branch recovery table (BRT) and a backup stack. Whenever a branch instruction enters a predetermined stage of the instruction pipeline, add a record in the BRT according to the branch instruction. Whenever a return address is popped from the RAS of the instruction pipeline, push the return address into the backup stack. When flushing the instruction pipeline, determine a removal range of the BRT according to the condition which triggers the pipeline flush. Recover the RAS according to the records in the removal range and the backup stack. Remove all records in the removal range. Recover the GHSR of the instruction pipeline according to the removed records.
REFERENCES:
patent: 5881278 (1999-03-01), Tran et al.
patent: 5964868 (1999-10-01), Gochman et al.
patent: 6189091 (2001-02-01), Col et al.
patent: 6256729 (2001-07-01), Cherabuddi et al.
patent: 6314514 (2001-11-01), McDonald
patent: 6560696 (2003-05-01), Hummel et al.
patent: 6633974 (2003-10-01), Sinharoy
patent: 6745323 (2004-06-01), Sinharoy
patent: 6910124 (2005-06-01), Sinharoy
patent: 7093111 (2006-08-01), Frommer et al.
patent: 7200740 (2007-04-01), Henry et al.
patent: 7610474 (2009-10-01), Caprioli et al.
patent: 7975132 (2011-07-01), Bean et al.
patent: 2003/0120906 (2003-06-01), Jourdan et al.
patent: 2004/0143727 (2004-07-01), McDonald
patent: 2008/0109644 (2008-05-01), Stempel et al.
patent: 2008/0250234 (2008-10-01), Webber
patent: 2009/0125707 (2009-05-01), Olson et al.
Skadron et al. (Speculative Updates of Local and Global Branch History: A Quantitative Analysis); Journal of Instruction-Level Parallelism, Jan. 2000; 23 pages.
Chiu et al. (Mechanism for Return Stack and Branch History Corrections under Misprediction in Deep Pipeline Design); This paper appears in: Computer Systems Architecture Conference, 2008. ACSAC 2008. 13th Asia-Pacific; Issue Date: Aug. 4-6, 2008; On pp. 1-8.
Jourdan et al. (The Effects of Mispredicted-Path Execution on Branch Prediction Structures); This paper appears in: Parallel Architectures and Compilation Techniques, 1996., Proceedings of the 1996 Conference on; Issue Date: Oct. 1996; on pp. 58-67.
Skadron et al. (Improving Prediction for Procedure Returns with Return-Address-Stack Repair Mechanisms); This paper appears in: Microarchitecture, 1998. MICRO-31. Proceedings. 31st Annual ACM/IEEE International Symposium on Issue Date: Nov. 30-Dec. 2, 1998; on pp. 259-271.
Desmet et al. (Correct Alignment of a Return-Address-Stack after Call and Return Mispredictions); Desmet, V., Sazeides, Y., Kourouyiannis, C., and De Bosschere, K. 2005. Correct alignment of a return-address-stack after call and return mispredictions. In Workshop on Duplicating, Deconstructing and Debunking. 25—33.
Kwak et al. (Recovery Logics for Speculative Update Global and Local Branch History); Computer and Information Sciences ISCIS 2006 Lecture Notes in Computer Science, 2006, vol. 4263/2006, 258-266, DOI: 10.1007/11902140—29.
Chang Shun-Chieh
Chiou Guan-Ying
Chou Tzu-Min
Chung Chung-Ping
Kuo Yuan-Jung
Faraday Technology Corp.
Hsu Winston
Margo Scott
Vicary Keith
LandOfFree
Processor and method for recovering global history shift... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Processor and method for recovering global history shift..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor and method for recovering global history shift... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4309212