Processor and method for executing data transfer process

Details Processor and method for executing data transfer process Processor and method for executing data transfer process

2011-07-12

2011-07-12

Bragdon, Reginald G (Department: 2189)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

C711SE12070

Reexamination Certificate

active

07979637

ABSTRACT:
A memory transfer routine detection unit detects a combination of instructions indicating a data transfer process in a data cache by checking instruction codes and operand codes of a sequence of instructions stored in an instruction buffer. A combination of instructions representing a data transfer process in a data cache detected by the memory transfer routine detection unit are allocated to a memory transfer unit for execution.

REFERENCES:
patent: 6249880 (2001-06-01), Shelly et al.
patent: 6647485 (2003-11-01), Nguyen et al.
patent: 7210029 (2007-04-01), Kondo
patent: 2002/0016887 (2002-02-01), Scales
patent: 2004/0073749 (2004-04-01), Parthasarathy et al.
patent: 2005/0015537 (2005-01-01), Asaad et al.
patent: 2006/0242537 (2006-10-01), Dang
patent: 52-155936 (1977-12-01), None
patent: 2001-184259 (2001-07-01), None
patent: 2004-240616 (2004-08-01), None
Japanese Office Action dated Nov. 9, 2010 (with partial English translation).

Affiliated with

Also associated with

Rating

Processor and method for executing data transfer process does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Processor and method for executing data transfer process, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor and method for executing data transfer process will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2683680