Electrical computers and digital processing systems: memory – Address formation – Address mapping
Reexamination Certificate
2008-07-15
2008-07-15
Verbrugge, Kevin (Department: 2189)
Electrical computers and digital processing systems: memory
Address formation
Address mapping
Reexamination Certificate
active
07401201
ABSTRACT:
In a processor having an address translation table, a method includes providing a logical address and control signal. When the control signal has a first value, a first physical address is provided corresponding to the logical address, and when the control signal has a second value, a second physical address is provided. The first physical address and the second physical address are stored in at least one valid entry of the address translation table. In one case, the first physical address is stored in a first valid entry having a tag field which matches the logical address and the second physical address is stored in a second valid entry having a tag field which matches the logical address. Alternatively, the first physical address is stored in a first field of a first valid entry and the second physical address is stored in a second field of the first valid entry.
REFERENCES:
patent: 4488228 (1984-12-01), Crudele et al.
patent: 4493035 (1985-01-01), MacGregor et al.
patent: 4524415 (1985-06-01), Mills, Jr. et al.
patent: 4635193 (1987-01-01), Moyer et al.
patent: 4763244 (1988-08-01), Moyer et al.
patent: 4763250 (1988-08-01), Keshlear et al.
patent: 4800489 (1989-01-01), Moyer et al.
patent: 4862352 (1989-08-01), Moyer et al.
patent: 4888688 (1989-12-01), Hartvigsen et al.
patent: 4890223 (1989-12-01), Cruess et al.
patent: 5029072 (1991-07-01), Moyer et al.
patent: 5239642 (1993-08-01), Gutierrez et al.
patent: 5319763 (1994-06-01), Ho et al.
patent: 5341500 (1994-08-01), Moyer et al.
patent: 5375216 (1994-12-01), Moyer et al.
patent: 5388226 (1995-02-01), Gutierrez et al.
patent: 5535351 (1996-07-01), Peng
patent: 5666509 (1997-09-01), McCarthy et al.
patent: 5732405 (1998-03-01), Ho et al.
patent: 6154826 (2000-11-01), Wulf et al.
patent: 6185657 (2001-02-01), Moyer
patent: 6519684 (2003-02-01), Moyer
patent: 6523104 (2003-02-01), Kissell
patent: 6643759 (2003-11-01), Andersson et al.
patent: 6651156 (2003-11-01), Courtright et al.
patent: 6725289 (2004-04-01), Waldspurger et al.
patent: 6728859 (2004-04-01), Kissell
patent: 6748558 (2004-06-01), Gonzales et al.
patent: 6766431 (2004-07-01), Moyer
patent: 6859875 (2005-02-01), Moyer et al.
patent: 6925542 (2005-08-01), Moyer et al.
patent: 6963963 (2005-11-01), Moyer
patent: 7024536 (2006-04-01), Park et al.
patent: 7093100 (2006-08-01), Bridges et al.
patent: 7299266 (2007-11-01), Boyd et al.
patent: 2002/0144077 (2002-10-01), Andersson et al.
patent: 2003/0014609 (2003-01-01), Kissell
patent: 2003/0182532 (2003-09-01), Park et al.
patent: 2004/0049600 (2004-03-01), Boyd et al.
patent: 2004/0186973 (2004-09-01), Moyer et al.
patent: 2004/0193831 (2004-09-01), Moyer
patent: 2005/0038973 (2005-02-01), Ito et al.
patent: 2005/0108497 (2005-05-01), Bridges et al.
patent: 2005/0125623 (2005-06-01), Dale et al.
patent: 2005/0273572 (2005-12-01), Takahashi et al.
patent: 2007/0198805 (2007-08-01), Soja et al.
patent: 2007/0250666 (2007-10-01), Sartorius et al.
Marshall Ray C.
Moyer William C.
Soja Richard
Chiu Joanna G.
Freescale Semiconductor Inc.
King Robert L.
Verbrugge Kevin
LandOfFree
Processor and method for altering address translation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Processor and method for altering address translation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor and method for altering address translation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2813393