Electrical computers and digital processing systems: support – Computer power control
Reexamination Certificate
2005-11-15
2009-02-24
Suryawanshi, Suresh K (Department: 2115)
Electrical computers and digital processing systems: support
Computer power control
C713S320000, C712S205000
Reexamination Certificate
active
07496771
ABSTRACT:
The present invention provides processing systems, apparatuses, and methods that access a scratch pad on-demand to reduce power consumption. In an embodiment, an instruction fetch unit initiates an instruction fetch. When a scratch pad is enabled, an instruction is retrieved from the scratch pad in parallel with a translation of a virtual address to a physical address. If the physical address is associated with the scratch pad, the retrieved instruction is provided to an execution unit. Otherwise, the scratch pad is disabled to reduce power consumption and the instruction fetch is re-initiated. When the scratch pad is disabled, an instruction is retrieved from another instruction source, such as an instruction cache, in parallel with the translation of the virtual address to the physical address. If the physical address is associated with the scratch pad, the scratch pad is enabled and the instruction fetch is re-initiated.
REFERENCES:
patent: 5091851 (1992-02-01), Shelton et al.
patent: 5325511 (1994-06-01), Collins et al.
patent: 5493667 (1996-02-01), Huck et al.
patent: 5734881 (1998-03-01), White et al.
patent: 5764999 (1998-06-01), Wilcox et al.
patent: 5809326 (1998-09-01), Nogami
patent: 5848433 (1998-12-01), Tran et al.
patent: 5966734 (1999-10-01), Mohamed et al.
patent: 6044478 (2000-03-01), Green
patent: 6076159 (2000-06-01), Fleck et al.
patent: 6085315 (2000-07-01), Fleck et al.
patent: 6167536 (2000-12-01), Mann
patent: 6430655 (2002-08-01), Courtright et al.
patent: 6477639 (2002-11-01), Krishnan et al.
patent: 6505285 (2003-01-01), Rabinovici et al.
patent: 6546477 (2003-04-01), Russo et al.
patent: 6557127 (2003-04-01), Adams et al.
patent: 6757817 (2004-06-01), Booth
patent: 6836833 (2004-12-01), Kinter et al.
patent: 2002/0087900 (2002-07-01), Homewood et al.
patent: 2004/0024968 (2004-02-01), Lesartre et al.
patent: 2004/0193858 (2004-09-01), Ahmad et al.
patent: 2005/0044429 (2005-02-01), Gaskins et al.
patent: 2005/0102483 (2005-05-01), Kinter et al.
patent: 2005/0246499 (2005-11-01), Saida et al.
patent: 2007/0113013 (2007-05-01), Knoth
patent: 2007/0113057 (2007-05-01), Knoth
patent: 2304215 (1997-03-01), None
International Search Report For International Application No. PCT/US2006/044354, filed Nov. 15, 2006.
Matthew C. Marten et al., “Modulo Schedule Buffers”, IEEE, Dec. 2001, pp. 138-149.
Lea Hwang Lee, et al., “Instruction Fetch Energy Reduction Using Loop Caches for Embedded Applications with Small Tight Loops”, ACM, Nov. 1998, pp. 267-269.
Intel Architecture Software Developer's Manual—vol. 2: Instruction Set Reference, Intel. Corporation, pp. 3-278 and 3-279 (1997).
Watts, C. et al., “ARM Intelligent Energy Manager Future Evolution,” paper slide presentation distributed at the ARM Developers' Conference '04, 34 sheets (Oct. 2004).
Kandemir, M. et al. “Dynamic Management of Scratch-Pad Memory Space,”Proceedings of the 38thDesign Automation Conference, ACM, Las Vegas, Nevada, pp. 690-695 (Jun. 2001).
Panda, P. et al., “Data Memory Organization and Optimizations in Application-Specific Systems,”IEEE Design&Test of Computers, IEEE, pp. 56-68 (May 2001).
Kandemir, M. et al., “Exploiting Shared Scratch Pad Memory Space in Embedded Multiprocessor Systems,”Proceedings of the 39thDesign Automation Conference, ACM, New Orleans, Louisiana, pp. 219-224 (Jun. 2002).
Kandemir, M. et al., “Exploiting Scratch Pad Memory Using Presburger Formulas,”Proceedings of ISSS '01, ACM, Montreal, Quebec, Canada, pp. 7-12 (Oct. 2001).
Panda, P. et al., “Efficient Utilization of Scratch-Pad Memory in Embedded Processor Applications,”Proceedings of the European Design&Test Conference ED&TC97, IEEE, Paris France, pp. 7-11 (Mar. 1997).
Banakar, R. et al., “Scratchpad Memory: A Design Alternative for Cache On-chip memory in Embedded Systems,”Proceedings of CODES '02, ACM, Estes Park, Colorado, pp. 73-78 (May 2002).
ADSP-21535 Blackfin™ DSP Brochure, Analog Devices, Inc., 4 pages (2001).
Nass, R., “Latest DSPs Poised to Drive 3G Revolution,”Portable Design 8(9):26, 27, 28, 32, and 34, PennWell Corporation, Fair Lawn, New Jersey (Sep. 2001).
Intel® StrongARM® SA-1100 Microprocessor Developer's Manual, Intel. Corporation, pp. i-xix, 1-1 through 1-7, 2-1 through 2-8, and 6-1 through 6-7 (Aug. 1999).
Courtright, D., “Introducing: The MIPS32™ 4Kc™ and MIPS32™ 4Kp™ Processor Cores ‘Jade’,” paper slide presentation distributed at the Embedded Microprocessor Forum, pp. 1-25 (May 1999).
Krewell, Kevin, “Intel Looks To Core For Success”, Microprocessor Report, vol. 20, Mar. 2006, pp. 1, 4, 5 and 6.
Bellas, N. et al., “Architectural and Compiler Techniques for Energy Reduction in High-Performance Microprocessors,”IEEE Trans. on Very Large Scale Integration(VLSI)Systems, vol. 8, No. 3, pp. 317-326 (Jun. 2000).
Cotterell, S. and Vahid, F., “Tuning of Loop Cache Architecture to Programs in Embedded System Design,”ISSS'02, 6 pages (Oct. 2002).
Fukuoka, K. et al., “Leakage Power Reduction for Clock Gating Scheme on PD-SOI,”IEEE Computer Society Int'l Symp. on Circuits and Systems, pp. 613-616 (2004).
Pierce, J. and Mudge, T., “Wrong-Path Instruction Prefetching,”IEEE Computer Society 29th Int'l. Symp. on Microarchitecture, pp. 165-175 (1996).
Solomon, B. et al., “Micro-Operation Cache: A Power Aware Frontend for Variable Instruction Length ISA,”Symp. on Low Power Electronics and Design, pp. 4-9 (Aug. 2001).
MIPS Technologies Inc.
Sterne Kessler Goldstein & Fox PLLC
Suryawanshi Suresh K
LandOfFree
Processor accessing a scratch pad on-demand to reduce power... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Processor accessing a scratch pad on-demand to reduce power..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor accessing a scratch pad on-demand to reduce power... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4064531