Processing tasks with failure recovery

Details Processing tasks with failure recovery Processing tasks with failure recovery

2007-12-04

2007-12-04

An, Meng-Al T. (Department: 2195)

Electrical computers and digital processing systems: virtual mac

Task management or control

Process scheduling

C710S019000, C714S016000, C713S502000, C718S100000

Reexamination Certificate

active

10044707

ABSTRACT:
A method and apparatus is provided for processing tasks with failure recovery. The method includes storing one or more tasks in a queue, wherein each task has an associated exit routine, and determining at least one task to process based on a priority scheme. The method further includes processing the at least one task, and calling the exit routine based on determining that the task has not completed processing within a preselected period of time.

REFERENCES:
patent: 5012409 (1991-04-01), Fletcher et al.
patent: 5349656 (1994-09-01), Kaneko et al.
patent: 5437039 (1995-07-01), Yuen
patent: 5469571 (1995-11-01), Bunnell
patent: 5640563 (1997-06-01), Carmon
patent: 5694604 (1997-12-01), Reiffin
patent: 6128672 (2000-10-01), Lindsley
patent: 6148322 (2000-11-01), Sand et al.
patent: 6243735 (2001-06-01), Imanishi et al.
patent: 6360243 (2002-03-01), Lindsley et al.
patent: 6430593 (2002-08-01), Lindsley
patent: 6434708 (2002-08-01), Dunnihoo et al.
patent: 6704763 (2004-03-01), Gulick
patent: 6757897 (2004-06-01), Shi et al.
patent: 6918053 (2005-07-01), Thatte et al.
patent: 6934741 (2005-08-01), Shavit et al.
patent: 7020877 (2006-03-01), Dailey
patent: 7120911 (2006-10-01), Katayama
patent: 2002/0069233 (2002-06-01), Muller et al.
patent: 2002/0097429 (2002-07-01), Ferlitsch
patent: 2003/0061526 (2003-03-01), Hashimoto
Ford et al., “Flexible Multi-Policy Scheduling Based on CPU Inheritance”, Department of Computer Science, University of Utah, 1996, pp. 1-12.
Intel, “Low Pin Count (LPC) Interface Specification Revision 1.0,” pp. 1-31 (Sep. 29, 1997).
Standard Microsystems Corporation, “100 Pin Enhanced Super I/O for LPC Bus with SMBus Controller for Commercial Application,” Part No. LPC47B37x, pp. 1-254 (Jun. 17, 1999).
Intel, “Communication and Networking Riser Specification,” Revision 1.0 (Feb. 7, 2000).
FIPS Pub 140-1 Federal Information Processing Standards Publication, “Security Requirements for Cryptographic Modules” (Jan. 11, 1994).
“Handbook of Applied Cryptography” CRC Press 1997 pp. 154-157, 160-161, 191-198, 203-212.
DMTF, “Alert Standard Format (ASF) Specification” DSP0114, Version 1.03, Jun. 20, 2001.
Intel, “Advanced Configuration and Power Interface Specification,” Revision 1.0b, Feb. 2, 1999.
Intel, “Advanced Configuration and Power Interface Specification,” Revision 2.0, Jul. 27, 2000.
Intel, “Advanced Configuration and Power Interface Specification,” Revision 2.0 Errata, Errata Document Rev. 1.5, Apr. 13, 2001.
Case, Fedor, Schoffstall, Davin, “A Simple Network Management Protocol (SNMP)” May, 1990.
“Network Device Class Power Management Reference Specification,” Version 210, Oct. 12, 2000 pp. 1-9.
Intel, “IPMI Intelligent Platform Management Interface Specification v 1.0,” Document Revision 1.0, Sep. 16, 1998.
Intel, “IPMI Intelligent Platform Management Interface Specification v 1.5,” Document Revision 1.0, Feb. 21, 2001.
Intel, “IPMI v 1.5 Addenda, Errata, and Clarifications—Intelligent Platform Management Interface Specification v1.5, revision 1.0,” Addendum Document Revision 3, May 16, 2001.
Intel, “IPMI Platform Management FRU Information Storage Definition v1.0,” Document Revision 1.0, Sep. 16, 1998.
Socolofsky et al., “A TCP/IP Tutorial,” Jan. 1991.
Intel, IPMI Platform Management FRU Information Storage Definition v1.0, Document Revision 1.1, Sep. 27, 1999.
Intel, “Metolious ACPI/Manageability,” Specification v1.0, Apr. 30, 1999.
Intel, “IPMI Intelligent Platform Event Trap Format Specification v 1.0,” Document Revision 1.0, Dec. 7, 1998.
DMTF, “Common Information Model (CIM) Specification,” DSP0004, Version 2.2, Jun. 14, 1999.
Intel, “SMBus Control Method Interface Specification,” Version 1.0, Dec. 10, 1999.
Intel, “System Management BIOS Reference Specification,” Version 2.3.1, Mar. 1999.
Intel, “System Management Bus Specification,” Revision 1.0, Feb. 15, 1995.
Intel, “System Management Bus (SMBus) Specification,” SBS Implementers Forum, Revision 2.0, Aug. 3, 2000.
J. Postel, “User Datagram Protocol,” ISI Aug. 28, 1980.
“About the 8051 Microcontroller,” pp. 1-16, no date.
Intel, “8259A Programmable Interrupt Controller (8259A/8259A-2),” Dec. 1988.
Intel, “Intel® 840 Chipset Platform Design Guide,” Oct. 1999.
AMD, “AMD's AlterIT™ Technology for Advanced Systems Management,” Publication No. 22297 Rev. A, Dec. 1998.
AMD, “AMD-766™ Peripheral Bus Controller Data Sheet,” 23167B Mar. 2001.

Affiliated with

Also associated with

Rating

Processing tasks with failure recovery does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Processing tasks with failure recovery, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processing tasks with failure recovery will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3881405