Electrical computers and digital data processing systems: input/ – Intrasystem connection
Reexamination Certificate
2007-01-16
2007-01-16
Ray, Gopal C. (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
C718S102000
Reexamination Certificate
active
10956650
ABSTRACT:
In one embodiment, a processing node includes a plurality of processor cores and a reconfigurable interconnect. The processing node also includes a controller configured to schedule transactions received from each processor core. The interconnect may be coupled to convey between a first processor core and the controller, transactions that each include a first corresponding indicator that indicates the source of the transaction. The interconnect may also be coupled to convey transactions between a second processor core and the controller, transactions that each include a second corresponding indicator that indicates the source of the transaction. When operating in a first mode, the interconnect is configurable to cause the first indicator to indicate that the corresponding transactions were conveyed from the second processor core and to cause the second indicator to indicate that the corresponding transactions were conveyed from the first processor core.
REFERENCES:
patent: 3529293 (1970-09-01), Sanders et al.
patent: 5444438 (1995-08-01), Goldberg
patent: 6381503 (2002-04-01), Dollhopf et al.
patent: 6645884 (2003-11-01), Yang et al.
patent: 6915253 (2005-07-01), Chapman
patent: 2004/0008713 (2004-01-01), Knight et al.
patent: 2004/0054857 (2004-03-01), Nowshadi
patent: 2004/0076044 (2004-04-01), Nowshadi
“Solving the optimal attention allocation problem in manual control” by D. Kleinman (abstract only)□□Publication Date: Dec. 1976.
Asato Creigton S.
Hughes William A.
Kalyanasundharam Vydhyanathan
McGrath Kevin J.
Advanced Micro Devices , Inc.
Curran Stephen J.
Meyertons Hood Kivlin Kowert & Goetzel P.C.
Ray Gopal C.
LandOfFree
Processing node including a plurality of processor cores and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Processing node including a plurality of processor cores and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processing node including a plurality of processor cores and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3791386