Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-01-30
2007-01-30
Do, Thuan (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
10879781
ABSTRACT:
Provided are a method, system, and program for processing and verifying circuit designs. A circuit design specification written in a hardware definition language is received and zero delay black box code is added to the circuit design specification to position the zero delay black boxes at sequential elements. A synthesis of the circuit design specification is performed to generate a retimed implementation of the circuit design specification. The black boxes are processed in the retimed implementation to verify the synthesis of the circuit design.
REFERENCES:
patent: 2002/0116685 (2002-08-01), van Ginneken
patent: 2004/0225970 (2004-11-01), Oktem
Bischoff, G.P., K.S. Brace, S. Jain, & R. Razdan, “Formal Implementation Verification of the Bus Interface Unit for the Alpha 21264 Microprocessor”, Proceedings of the 1997 International Conference on Computer Design, 1997.
Brain, M., “How Boolean Logic Works”, [online], [retrieved on Apr. 27, 2004], retrieved from the Internet at <URL: http://computer.howstuffworks.com/boolean3.htm>.
Cabodi, G., S. Quer, & F. Somenzi, “Optimizing Sequential Verification by Retiming Transformations”, Proceedings of the 37th ACM/IEEE Design Automation Conference, 2000, pp. 601-606.
Chang, Y. & K. Cheng, “Induction-based Gate-level Verification of Multipliers”, Proceedings of the 2001 IEEE/ACM International Conference on Computer-aided Design, 2001, pp. 190-193.
Doulos, “Design Flow Using Verilog”, [online], [retrieved on Apr. 26, 2004], retrieved from the Internet at <URL: http://www.doulos.com/knowhow/verilog—designers—guide/design—flow—using—verilog/>.
Eckl, K., J.C. Madre, P. Zepter, & C. Legl, “A Practical Approach to Multiple-Class Retiming”, Proceedings of the 36th ACM/IEEE Design Automation Conference, 1999, pp. 237-242.
HDL PLANET, “Synthesis”, [online], [retrieved on Apr. 27, 2004], retrieved from the Internet at <URL: http://hdlplanet.tripod.com/synthesis/synthesis.html>.
Huang, S., K. Cheng, & K. Chen, “On Verifying the Correctness of Retimed Circuits”, Proceedings of the 6th Great Lakes Symposium on VLSI, 1996, pp. 277.
Khasidashvili, Z., J. Moondanos, & Z. Hanna, “TRANS: Efficient Sequential Verification of Loop-Free Circuits”, Proceedings of the Seventh Annual IEEE International Workshop on High Level Design Validation and Test, 2002, pp. 115-120.
Mneimneh, M., & K. Sakallah, “REVERSE: Efficient Sequential Verification for Retiming”, Proceedings of the International Workshop on Logic and Synthesis, 2003.
Ranjan, R.K., V. Singhal, F. Somenzi, & R.K. Brayton, “Using Combinational Verification for Sequential Circuits”, Proceedings of the Conference on Design, Automation and Test in Europe, 1999. Article No. 32, pp. 1-9.
Rosenmann, A. & Z. Hanna, “Alignability Equivalence of Synchronous Sequential Circuits”, Proceedings of the Seventh Annual IEEE International Workshop in High Level Design Validation and Test, 2002, pp. 111-114.
Shenoy, N. & R. Rudell, “Efficient Implementation of Retiming”, Proceedings of the 1994 IEEE/ACM International Conference on Computer-aided Design, 1994, pp. 226-233.
Shenoy, N.V., K.J. Singh, R.K. Brayton, & A.L. Sangiovanni-Vincentelli, “On the Temporal Equivalence of Sequential Circuits”, Proceedings of the 29th ACM/IEEE Conference on Design Automation, 1992, pp. 405-409.
Van Eijk, C.A.J., “Sequential Equivalence Checking without State Space Traversal”, Proceedings of the Conference on Design, Automation and Test in Europe, 1998, pp. 618-623.
Goldenberg Silvian
Iyer Bala K.
Sawkar Prashant S.
Saxena Prashant
Do Thuan
Intel Corporation
Konrad Raynes & Victor LLP
Victor David W.
LandOfFree
Processing and verifying retimed sequential elements in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Processing and verifying retimed sequential elements in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processing and verifying retimed sequential elements in a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3813016