Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2000-06-29
2003-04-22
Smith, Matthew (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
06553545
ABSTRACT:
BACKGROUND
The invention relates to extracting process parameters.
For purposes of predicting the performance and characteristics of an integrated circuit, it is often desirable to measure certain parameters (called process parameters) that characterize the fabrication process that was used to fabricate the integrated circuit. Such parameters may indicate, for example, the influence that is exerted by the drain-depletion regions of n-channel and p-channel metal-oxide-semiconductor field-effect-transistors (MOSFETs) on the respective channels of these devices. The degree to which the channel of a particular MOSFET is influenced by its drain-depletion region is a measure of the strength and thus, the performance of the MOSFET.
For purposes of measuring, or extracting, process parameters from a particular silicon wafer, conventionally, test circuits, or structures, may be embedded in scribe lines that are located between the semiconductor dies in the wafer. Due to this arrangement, probes may be used to perform analog testing before the dies are cut and packaged to form the individual semiconductor packages, or chips. These test structures typically are destroyed in the cutting process. Because of time constraints, only structures between select dies may be tested.
Unfortunately, process parameters may vary across the wafer, and thus, the above-described analog testing techniques that are used before packaging may not be accurate enough to extract process parameters from particular dies. Furthermore, even if test structures are fabricated in a particular die, the die may not be able to be tested after packaging unless additional external pins are provided for purposes of performing the analog testing.
Thus, there is a continuing need for an arrangement and technique to address one or more of the problems that are stated above.
REFERENCES:
patent: 4079338 (1978-03-01), Kronlage
patent: 4769777 (1988-09-01), Bittle et al.
patent: 4961007 (1990-10-01), Kumanoya et al.
patent: 5095267 (1992-03-01), Merrill et al.
patent: 5446418 (1995-08-01), Hara et al.
patent: 5477495 (1995-12-01), Tanaka et al.
patent: 5706218 (1998-01-01), Hoffman
patent: 5877651 (1999-03-01), Furutani
patent: 5929693 (1999-07-01), Kuroda
patent: 6141583 (2000-10-01), Pape et al.
patent: 6211727 (2001-04-01), Carobolante
de la Iglesia Erik A.
Stinson Jason C.
Dinh Paul
Smith Matthew
Trop Pruner & Hu P.C.
LandOfFree
Process parameter extraction does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process parameter extraction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process parameter extraction will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3067884