Static information storage and retrieval – Read/write circuit – Testing
Patent
1993-10-04
1995-04-25
LaRoche, Eugene R.
Static information storage and retrieval
Read/write circuit
Testing
365222, 365233, 365226, 331 57, 327113, G11C 700
Patent
active
054105102
ABSTRACT:
An oscillator (108) for a standby charge pump (102,104)in a dynamic random access memory part (30) includes a fuse (136). The fuse can be blown after testing the part while selecting redundant memory cells to reduce the frequency of the oscillator and obtain a lower power part. The oscillator (108) also drives the on-chip self-refresh circuits (106) that operate slower in response to the reduced frequency. Selecting redundant circuits also includes eliminating memory cells that pass the pause test, but by only a certain margin. Reducing the frequency of the oscillator driving the self-refresh circuits would otherwise cause failure of the cells that pass the pause test by only the certain margin. The oscillator circuit includes a ring of inverter stages (112) and a fused voltage bias circuit (110) generating one or another set of bias voltages (118,120) to the ring oscillator to alter its frequency of oscillation.
REFERENCES:
patent: 5081380 (1992-01-01), Chen
patent: 5283764 (1994-02-01), Kim et al.
Ho Michael V. D.
Le Duy-Loan T.
Poteet Kenneth A.
Smith Scott E.
Bassuk Lawrence J.
Donaldson Richard L.
Holloway William W.
LaRoche Eugene R.
Niranjan F.
LandOfFree
Process of making and a DRAM standby charge pump with oscillator does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process of making and a DRAM standby charge pump with oscillator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process of making and a DRAM standby charge pump with oscillator will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1572664