Electrolysis: processes – compositions used therein – and methods – Electrolytic coating – Coating selected area
Patent
1995-02-13
1997-01-28
Gorgos, Kathryn
Electrolysis: processes, compositions used therein, and methods
Electrolytic coating
Coating selected area
205146, 205191, 22818022, C25D 502
Patent
active
055974694
ABSTRACT:
Small, closely spaced deposits of solder materials may be formed with high volumetric accuracy and uniformity of shape by depositing a layer of conductive material over surfaces of a dielectric layer having apertures or recesses (e.g. blind apertures) and conductors and/or pads exposed by those apertures or recesses, masking regions of the conductive material with a further patterned dielectric layer, electroplating solder materials onto regions of the conductive material exposed by the mask, removing the mask and portions of the conductive material by selective etching and reflowing solder away from at least a portion of the surfaces of the apertured dielectric layer. Uniformity of electroplating within blind apertures is enhanced by a combination of fluid jet sparging and cathode agitation. Excess conductor material in the resulting solder deposit can be avoided by replacing conductor material with a constituent component of a solder material in an immersion bath prior to electroplating.
REFERENCES:
patent: 3554878 (1968-07-01), Rothschild
patent: 3850765 (1974-11-01), Karustis, Jr. et al.
patent: 3875029 (1975-04-01), Rosenberg et al.
patent: 3905878 (1975-09-01), Dohi et al.
patent: 4000047 (1976-12-01), Ostrow et al.
patent: 4153523 (1979-05-01), Koontz et al.
patent: 4186062 (1980-01-01), Eidschon
patent: 4217182 (1980-08-01), Cross
patent: 4220506 (1980-09-01), Skurkiss et al.
patent: 4263106 (1981-04-01), Kohl
patent: 4289846 (1981-09-01), Parks et al.
patent: 4293637 (1981-10-01), Hatada et al.
patent: 4304640 (1981-12-01), Walker
patent: 4358349 (1982-11-01), Masami et al.
patent: 4487654 (1984-12-01), Coppin
patent: 4526859 (1985-07-01), Christensen et al.
patent: 4560445 (1985-12-01), Hoover et al.
patent: 4569743 (1986-02-01), Bayer et al.
patent: 4586990 (1986-05-01), Drazin et al.
patent: 4589962 (1986-05-01), Sajja et al.
patent: 4640739 (1987-02-01), Modic et al.
patent: 4790912 (1988-12-01), Holtzman et al.
patent: 4863808 (1989-09-01), Sallo
patent: 4925525 (1990-05-01), Oku et al.
patent: 5028513 (1991-07-01), Murakami et al.
patent: 5194137 (1993-03-01), Moore
patent: 5316788 (1994-05-01), Dibble
"Passivation Process for Semiconductor Device With Fusible Link Redundancy"; IBM Technical Disclosure Bulletin; vol. 23, No. 10, Mar. 1981; D. E. Davis, W. T. Motsiff and N. R. Poulin; pp. 4451-4452.
"Method of Connecting Layers of Circuitry Separated by a Dielectric"; IBM Technical Disclosure Bulletin; vol. 22, No. 10, Mar. 1980; O. R. Abolafia; pp. 4471-4473.
Carey Charles F.
Fallon Kenneth M.
Markovich Voya R.
Powell Douglas O.
Vlasak Gary P.
Belk Michael E.
Gorgos Kathryn
International Business Machines - Corporation
Mee Brendan
LandOfFree
Process for selective application of solder to circuit packages does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process for selective application of solder to circuit packages, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for selective application of solder to circuit packages will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-939547