Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1993-01-13
1999-01-12
Robertson, David L.
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
G06F 1200
Patent
active
058600981
ABSTRACT:
A data processing system and method of operation which substantially reduces the time lost in unnecessarily checking for the presence of all memory references required by a special section of code in an operating system before the program is run and which dynamically protect the program requiring the memory reference from crashing if the memory reference is not presently available. The method assumes that all memory references are available and begins running the special section of code. If a request is made for information not in assigned memory storage, the data processing system interrupts the running of the special section of code and undoes everything the special section of code has done prior to the interrupt. The requested memory reference is then located in storage. The information is retrieved and written into assigned memory. The special section of code is then restarted and supplied the needed information.
It has been found that it takes much less time to assume the memory references will succeed and occasionally interrupt, erase and restart, than to make a time-consuming preliminary check for all memory references.
REFERENCES:
patent: 3800291 (1974-03-01), Cocke et al.
patent: 3898623 (1975-08-01), Cormier
patent: 4047243 (1977-09-01), Dijkstra
patent: 4429363 (1984-01-01), Duke et al.
patent: 4466059 (1984-08-01), Bastian et al.
patent: 4499539 (1985-02-01), Vosacek
patent: 4631661 (1986-12-01), Eibach et al.
patent: 4761737 (1988-08-01), Duvall et al.
patent: 4774659 (1988-09-01), Smith et al.
patent: 4841439 (1989-06-01), Nishikawa et al.
patent: 4868738 (1989-09-01), Kish et al.
patent: 4970641 (1990-11-01), Hester et al.
patent: 5003458 (1991-03-01), Yamaguchi et al.
patent: 5016169 (1991-05-01), Koya et al.
patent: 5063497 (1991-11-01), Cutler et al.
patent: 5119483 (1992-06-01), Madden
Japanese Opposition filed Sep. 8, 1994, dispatched from the Japanese Patent Office on May 16, 1995. Full English translation enclosed.
Reference entitled "FACOM OS IV/X8--Manual for a System Programmer," Jul., 1979. Partial English translation enclosed.
Computer Architecture and Organization, John P. Hayes, McGraw-Hill, 1988, pp. 45-46.
Data General Corporation
Robertson David L.
LandOfFree
Process for running a computer program subject to interrupt does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process for running a computer program subject to interrupt, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for running a computer program subject to interrupt will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1525064