Process for rounding an intersection between an HSG-SI grain and

Semiconductor device manufacturing: process – Making passive device – Stacked capacitor

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

438396, 438255, 438253, 438964, H01L 218242

Patent

active

060135557

ABSTRACT:
The capacitor of a DRAM cell is formed by depositing a layer of doped polysilicon, patterning the layer of doped polysilicon to define the extent of the capacitor's lower electrode and depositing a layer of hemispherical-grained silicon (HSG-Si) on the layer of doped polysilicon. A thin layer of amorphous silicon is then formed over the HSG-Si layer. This textured polysilicon structure forms the lower electrode of the DRAM capacitor. A dielectric layer is formed on the lower electrode, and an upper electrode is formed from a second layer of doped polysilicon. As-formed HSG-Si grains tend to form sharp intersections with the polysilicon layers on which they grow. When these HSG-Si grains are exposed to a thermal oxidation environment, poor quality oxides are formed at the sharp corners between the HSG-Si grains and the doped polysilicon layer. The poor quality oxides at the sharp corners between the HSG-Si grains and the doped polysilicon layer break down comparatively readily, and appears to cause leakage currents in capacitors having HSG-Si electrodes. By growing a thin amorphous silicon layer over the surface of the HSG-Si layer, the intersection between the HSG-Si grains and the layer of polysilicon is rounded. Subsequent growth of a thermal oxide, or the formation of other dielectric layers, provides a more reliable capacitor.

REFERENCES:
patent: 5037773 (1991-08-01), Lee et al.
patent: 5149676 (1992-09-01), Kim et al.
patent: 5244842 (1993-09-01), Cathey et al.
patent: 5474950 (1995-12-01), Kim
patent: 5597754 (1997-01-01), Lou et al.
patent: 5700710 (1997-12-01), Zenke
patent: 5811344 (1998-09-01), Tu et al.
patent: 5885882 (1999-03-01), Schugraf et al.
H. Watanabe, et al. entitled, "Device Application and Structure Observation for Hemispherical-Grained Si," J. Appl. Physics, vol. 71, No. 7, Apr. 1992, pp. 3538-3543.
P. Fazan, et al. entitled, "Electrical Characterization of Textured Interpoly Capacitors for Advanced Stacked DRAMs," IEDM, IEEE 1990, pp. 663-666.
M. Sakao, et al. entitled, "A Capacitor-Over-Bit-Line (COB) Cell with a Hemispherical-Grain Storage Node for 64Mb DRAMs," IEDM, IEEE 1990, pp. 655-658.
Rosato, et al., "Ultra-High Capacitance Nitride Films Utilizing Surface Passivation on Rugged Polysilicon," J. Electochem. Soc., vol. 139, No. 12, Dec. 1992, pp. 3678-3682.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Process for rounding an intersection between an HSG-SI grain and does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Process for rounding an intersection between an HSG-SI grain and, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for rounding an intersection between an HSG-SI grain and will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1461990

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.