Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2001-01-29
2003-02-11
Nguyen, Ha Tran (Department: 2812)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S638000, C438S640000, C438S725000, C438S760000, C438S795000, C438S948000, C438S961000
Reexamination Certificate
active
06518175
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates generally to integrated circuit (IC) features. More particularly, the present invention relates to a method and an apparatus for fabricating reduced contact holes, vias, and trench features in integrated circuits.
BACKGROUND OF THE INVENTION
The semiconductor or integrated circuit (IC) industry aims to manufacture integrated circuits (ICs) with higher and higher densities of devices on a smaller chip area to achieve greater functionality and to reduce manufacturing costs. This desire for large scale integration has led to continued shrinking of circuit dimensions and device features. The ability to reduce the size of structures, such as, gate lengths in field-effect transistors and the width of conductive lines, is driven by lithographic performance.
Features, such as, contacts and vias, provide a conducting path for electrically connecting one device to another or for electrically connecting circuits on various layers of the chip. As the number of devices per unit area have increased, so has the number of contacts and vias necessary to route signals and power throughout the chip. This, in turn, has required a decrease in feature sizes, including contacts and vias, and in feature pitches.
Feature size has been steadily decreasing with the use of shorter lithographic or exposure wavelengths and resolution enhancement techniques, such as, phase shifting masks and off-axis illumination. However, even with such lithographic techniques, the feature size is usually constrained to a dimension approximately equal to the lithographic wavelength divided by two times the numerical aperture (NA) of the lens of the exposure system. For example, for 193 nanometer (nm) lithographic systems with NA=0.63, the minimum feature size is approximately 150 nm.
Thus, there is a need for a process of fabricating an integrated circuit having a feature size smaller than the lithographic wavelength associated therewith. There is a further need for a process of fabricating an integrated circuit having reduced dimensions of contacts, vias, lines, spaces, interconnects, gates, doped regions, and/or etched regions than is achievable using conventional lithographic systems. There is still a further need for a process of fabricating an integrated circuit having a reduced feature size that utilizes existing equipment and materials and does not significantly decrease throughout.
BRIEF SUMMARY OF THE INVENTION
An exemplary embodiment relates to a method of fabricating reduced feature size in an integrated circuit. The integrated circuit includes a patterned photoresist layer provided over a substrate. The patterned photoresist layer being patterned with radiation at a lithographic wavelength and in accordance with a pattern on a mask or reticle. The method includes providing an electron beam to at least one area of an aperture included in the patterned photoresist layer. The aperture has sidewalls and a width. The method further includes transforming the sidewalls in response to the electron beam, and forming a feature in the substrate in accordance with the transformed sidewalls of the aperture.
Another exemplary embodiment relates to an integrated circuit fabrication system. The system includes a mask or reticle including an image of a feature. A photoresist layer provided over a semiconductor substrate including an aperture representative of the image of the feature, the aperture having a width and sidewalls. The system further includes a source of electromagnetic radiation configured to form a reduced width of the aperture by moving the sidewalls.
Still another exemplary embodiment relates to an integrated circuit fabrication process. The process includes reducing a width associated with a patterned area in a photoresist layer provided over a substrate. The patterned area is representative of a feature. The process further includes forming the feature in the substrate. The feature has the reduced width associated with the patterned area. The reducing step includes having an electron beam incident on at least a part of the patterned area.
REFERENCES:
patent: 4904866 (1990-02-01), Collins et al.
patent: 5003178 (1991-03-01), Livesay
patent: 5573634 (1996-11-01), Ham
patent: 5965461 (1999-10-01), Yang et al.
patent: 6103457 (2000-08-01), Gabriel
patent: 6107172 (2000-08-01), Yang et al.
patent: 6271127 (2001-08-01), Liu et al.
patent: 6319824 (2001-11-01), Lee et al.
U.S. patent application Ser. No. 09/771,820, Okoroanyanwu, filed Jan. 2001.
Livesay, W. R., “Large-area electron-beam source,” Journal of Vacuum Science & Technology B, vol. 11, No. 6, Nov./Dec. 1993, pp. 2304-2308, American Vacuum Society.
Yang, J. J. et al, “Electron Beam Processing for Spin-on Polymers and its Applications to Back-End-of-Line (BEOL) Integration,” Materials Research Society Symposium Proceedings, vol. 511, 1998, pp. 49-55, Materials Research Society.
Ross et al, “Plasma Etch Characteristics of Electron Beam Processed Photoresist,” The Society of Photo-Optical Instrumentation Engineers, vol. 2438, 1995, pp. 803-816, SPIE-The International Society for Optical Engineering.
Grün, Von A. E., “Lumineszenz-photometrische Messungen der Energieabsorption im Strahlungsfeld von Elektronenquellen Eindimensionaler Fall in Luft,” Zeitschrift für Naturforschung, vol. 12a, 1957, pp. 89-95, publisher: Zeitschrift für Naturforschung; full English Translation attached (11 pgs.).
Advanced Micro Devices , Inc.
Foley & Lardner
Nguyen Ha Tran
LandOfFree
Process for reducing critical dimensions of contact holes,... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process for reducing critical dimensions of contact holes,..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for reducing critical dimensions of contact holes,... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3172165