Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Total dielectric isolation
Reexamination Certificate
2008-04-15
2008-04-15
Lebentritt, Michael (Department: 2812)
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Total dielectric isolation
C257SE21346, C257SE21339, C438S455000
Reexamination Certificate
active
07358147
ABSTRACT:
There is provided a process for producing an SOI wafer in which, when producing an SOI wafer using Smart Cut technology, the surface can be smoothed after cleaving, the thickness of the SOI layer can be reduced, and the film thickness of the SOI wafer can be made uniform. In this process for producing an SOI wafer, hydrogen gas ions are implanted via an oxide film in a silicon wafer that is to be used for an active layer, so that an ion implanted layer is formed in the silicon bulk. Next, this active layer silicon wafer is bonded via an insulating film to a base wafer. By heating this base wafer, a portion thereof can be cleaved using the ion implanted layer as a boundary, thereby forming an SOI wafer. After the cleaving has been performed using the ion implanted layer as a boundary, the SOI wafer undergoes oxidization processing in an oxidizing atmosphere. This oxide film is then removed by, for example, HF solution. Thereafter, the SOI wafer undergoes heat processing for approximately three hours in an argon gas atmosphere at 1100° C. or more. As a result, the root mean square roughness of the SOI wafer surface is improved to 0.1 nm or less.
REFERENCES:
patent: 6884694 (2005-04-01), Park et al.
patent: 7179719 (2007-02-01), Droes et al.
patent: 7183179 (2007-02-01), Droes et al.
patent: 2003/0181001 (2003-09-01), Aga et al.
patent: 2004/0161948 (2004-08-01), Maleville et al.
patent: 2006/0177991 (2006-08-01), Murakami et al.
patent: 2007/0069335 (2007-03-01), Endo et al.
patent: 11-02848 (1999-04-01), None
patent: 2000-124092 (2000-04-01), None
patent: 2003-224247 (2002-01-01), None
patent: WO 03/005434 (2003-01-01), None
patent: WO 03/009366 (2003-01-01), None
patent: WO 03/009386 (2003-01-01), None
International Search Report for PCT/JP2004/019596 dated Apr. 12, 2005.
Written Opinion for PCT/JP2004/019596 dated Apr. 12, 2005.
Transmittal Letter (date-of-receipt Jun. 11, 2007), and Communication and Supplementary European Search Report issued Jun. 5, 2007 in connection with European Patent Application No. 04807951.1.
Morimoto Nobuyuki
Nishihata Hideki
Dinh Thu-Huong
Kolisch & Hartwell, P.C.
Lebentritt Michael
Sumco Corporation
LandOfFree
Process for producing SOI wafer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process for producing SOI wafer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for producing SOI wafer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2789388