Process for producing a semiconductor wafer

Abrading – Abrading process – Glass or stone abrading

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C451S036000, C451S262000, C438S692000

Reexamination Certificate

active

06416393

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a process for producing a semiconductor wafer with a front surface and a back surface, in which the semiconductor wafer is subjected to two-sided polishing.
2. The Prior Art
A device which is suitable for the double-side polishing of semiconductor wafers is described, for example, in U.S. Pat. No. 3,691,694. According to one embodiment of double-sided polishing which is described in EP 208 315 B1, semiconductor wafers are polished in carriers made from metal, which have suitably dimensioned, plastic-lined cutouts, between two rotating polishing plates, which are each covered with a polishing cloth.
Polishing of this type often leaves behind scratches and punctiform elevations, which are visible at a resolution of a few &mgr;m, in the region of the edge of the semiconductor wafer.
SUMMARY OF THE INVENTION
It is an object of the present invention to provide a process for double-sided polishing of semiconductor wafers in which no such irregularities are formed in the region of the wafer edge.
The above object is achieved by the invention which relates to a process for producing a semiconductor wafer with a front surface and a back surface, in which the semiconductor wafer is subjected to two-sided polishing, which comprises the following temporal sequence of steps:
(a) producing a hydrophobic surface on the semiconductor wafer by treating the semiconductor wafer with an aqueous HF solution;
(b) simultaneous polishing of the front surface and the back surface of the semiconductor wafer with a surface which has been rendered hydrophobic, with an alkaline polishing abrasive being continuously supplied between two rotating upper and lower polishing plates, which are both covered with a polishing cloth, the pH of the polishing abrasive being from pH 8.5 to pH 12.5;
(c) after an intended polishing abrasion has been reached, supplying a stopping agent to the semiconductor wafer; and
(d) removing the semiconductor wafer from the polishing plates.
An essential feature of the invention is that the double-side polishing in accordance with step (b) is carried out with a semiconductor wafer which immediately beforehand has been treated with an aqueous HF solution and has thus acquired a hydrophobic surface. In this way, the surface of the semiconductor wafer remains hydrophobic from the start of polishing through to the end of polishing. It has been found that a surface condition of this nature is required, since this ensures that the formation of hydrogen bubbles, which inevitably occurs during the polishing, is restricted and that the bubbles adhere less strongly to the edge of the semiconductor wafer. It is assumed to be hydrogen bubbles which adhere to the surface of the edge of the semiconductor wafer which prevent uniform etching removal and are responsible for the occurrence of the abovementioned defects in the region of the edge of the semiconductor wafer.
The treatment with aqueous HF solution preferably takes place in a bath into which the semiconductor wafer is dipped on its own or together with other semiconductor wafers. Furthermore, it is also possible to spray the semiconductor wafer with the HF solution or to expose the semiconductor wafer to a moist HF atmosphere for a certain time. The desired hydrophobicity is best achieved with an HF concentration of from 0.1% to 0.5% by weight.
Furthermore, in order to achieve the above object, the result of polishing can be optimized if certain preferred conditions are observed during the polishing itself. Some of these conditions relate to apparatus features and some to process parameters. The apparatus features are explained in more detail below with reference to figures.


REFERENCES:
patent: 3691694 (1972-09-01), Goetz et al.
patent: 4258508 (1981-03-01), Wilson et al.
patent: 4968381 (1990-11-01), Prigge et al.
patent: 5049200 (1991-09-01), Brunner et al.
patent: 5628862 (1997-05-01), Yu et al.
patent: 5990012 (1999-11-01), Robinson et al.
patent: 6089959 (2000-07-01), Nagahashi
patent: 6248704 (2001-06-01), Small et al.
patent: 6258721 (2001-07-01), Li et al.
patent: 6274059 (2001-08-01), Krusell et al.
patent: 0 208 315 (1990-09-01), None
patent: 11-156706 (1999-06-01), None
English Derwent Abstract AN 1987-008979 [02] corresponding to EP0208315.
English Patent Abstract of Japan corresponding to JP11-156706.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Process for producing a semiconductor wafer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Process for producing a semiconductor wafer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for producing a semiconductor wafer will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2836225

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.