Process for planarizing upper surface of damascene wiring...

Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C438S675000, C438S692000

Reexamination Certificate

active

06881664

ABSTRACT:
A three step process for planarizing an integrated circuit structure comprising one or more dielectric layers having trench and/or via openings therein lined with a layer of electrically conductive barrier liner material and filled with copper filler material.Sufficient excess copper (formed over the barrier liner portions on the top surface of the dielectric layer) is removed in an initial chemical mechanical polish (CMP) step to provide a planarized copper layer with a global planarity of about 20 nm to about 30 nm. The remainder of the excess copper over the portion of the barrier liner material lying on the top surface of the dielectric layer is then removed by electropolishing the structure, in a second step, until all of the excess copper over the portion of the barrier liner material lying on the top surface of the dielectric layer is removed. In a third step, all remaining portions of the diffusion barrier liner on the upper surface of the low k dielectric layer are then removed using a dry etching process selective to copper and the dielectric layer until all of the portions of the barrier layer over the top surface of the dielectric layer are removed; whereby the integrated circuit structure may be planarized by removal of all of the copper layer and barrier layer from the top surface of the dielectric layer while inhibiting dishing and/or erosion of the surface of copper filler material in the opening, and without risking distortion and/or delamination by the harsh effects of excessive CMP processing.

REFERENCES:
patent: 3012861 (1961-12-01), Ling
patent: 3178392 (1965-04-01), Kriner
patent: 3652331 (1972-03-01), Yamazaki
patent: 3832202 (1974-08-01), Ritchie
patent: 3920865 (1975-11-01), Läufer et al.
patent: 4705725 (1987-11-01), Glajch et al.
patent: 4771328 (1988-09-01), Malaviya et al.
patent: 5194333 (1993-03-01), Ohnaka et al.
patent: 5314845 (1994-05-01), Lee et al.
patent: 5364800 (1994-11-01), Joyner
patent: 5376595 (1994-12-01), Zupancic et al.
patent: 5470801 (1995-11-01), Kapoor et al.
patent: 5558718 (1996-09-01), Leung
patent: 5559367 (1996-09-01), Cohen et al.
patent: 5580429 (1996-12-01), Chan et al.
patent: 5628871 (1997-05-01), Shinagawa
patent: 5675187 (1997-10-01), Numata et al.
patent: 5688724 (1997-11-01), Yoon et al.
patent: 5854126 (1998-12-01), Tobben et al.
patent: 5858879 (1999-01-01), Chao et al.
patent: 5864172 (1999-01-01), Kapoor et al.
patent: 5874367 (1999-02-01), Dobson
patent: 5874745 (1999-02-01), Kuo
patent: 5882489 (1999-03-01), Bersin et al.
patent: 5904154 (1999-05-01), Chien et al.
patent: 5915203 (1999-06-01), Sengupta et al.
patent: 5930655 (1999-07-01), Cooney, III
patent: 5939763 (1999-08-01), Hao et al.
patent: 5989998 (1999-11-01), Sugahara et al.
patent: 6025263 (2000-02-01), Tsai et al.
patent: 6028015 (2000-02-01), Wang et al.
patent: 6037248 (2000-03-01), Ahn
patent: 6043145 (2000-03-01), Suzuki et al.
patent: 6043167 (2000-03-01), Lee et al.
patent: 6051073 (2000-04-01), Chu et al.
patent: 6051477 (2000-04-01), Nam
patent: 6054379 (2000-04-01), Yau
patent: 6063702 (2000-05-01), Chung
patent: 6066574 (2000-05-01), You et al.
patent: 6114259 (2000-09-01), Sukharev et al.
patent: 6147012 (2000-11-01), Sukharev et al.
patent: 6153524 (2000-11-01), Henley et al.
patent: 6204192 (2001-03-01), Zhao et al.
patent: 6207570 (2001-03-01), Mucha
patent: 6215087 (2001-04-01), Akahori et al.
patent: 6221775 (2001-04-01), Ference et al.
patent: 6232658 (2001-05-01), Catabay et al.
patent: 6383917 (2002-05-01), Cox
patent: 6395607 (2002-05-01), Chung
patent: 6402592 (2002-06-01), Zhu et al.
patent: 6403466 (2002-06-01), Loqatin
patent: 6440295 (2002-08-01), Wang
patent: 6447668 (2002-09-01), Wang
patent: 6653226 (2003-11-01), Reid
patent: 6753250 (2004-06-01), Hill et al.
patent: 198 04 375 (1999-07-01), None
patent: 0 706 216 (1996-04-01), None
patent: 0 949 663 (1999-10-01), None
patent: 63003437 (1988-01-01), None
patent: 2000-267128 (2000-09-01), None
patent: WO 9941423 (1999-08-01), None
Bothra, S., et al., “Integration of 0.25 μm Three and Five Level Interconnect System for High Performance ASIC”,1997 Proceedings Fourteenth International VMIC Conference, Santa Clara, CA, Jun. 10-12, 1997, pp. 43-48.
Dobson, C.D., et al., “Advanced SiO2Planarization Using Silane and H2O2”,Semiconductor International, Dec. 1994, pp. 85-88.
McClatchie, S., et al., “Low Dielectric Constant Oxide Films Deposited Using CVD Techniques”,1998 Proceedings Fourth International DUMIC Conference, Feb. 16-17, 1998, pp. 311-318.
Peters, Laura, “Low-k Dielectrics: Will Spin-On or CVD Prevail?”,Semiconductor International, vol. 23, No. 6, Jun., 2000, pp. 108-110, 114, 116, 118, 122, and 124.
Peters, Laura, “Pursuing the Perfect Low-k Dielectric”,Semiconductor International, vol. 21, No. 10, Sep., 1998, pp. 64-66, 68, 70, 72, and 74.
Koda, Seiichiro, et al., “A Study of Inhibition Effects for Silane Combustion by Additive Gases”,Combustion and Flame, vol. 73, No. 2, Aug., 1988, pp. 187-194.
Sugahara, Satoshi, et al., “Chemical Vapor Deposition of CF3—Incorporated Silica Films for Interlayer Dielectric Application”, 1999 Joint International Meeting,Electrochemical Society Meeting Abstracts, vol. 99-2, 1999, Abstract No. 746.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Process for planarizing upper surface of damascene wiring... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Process for planarizing upper surface of damascene wiring..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for planarizing upper surface of damascene wiring... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3397420

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.